rt5640.h 74 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * rt5640.h -- RT5640 ALSA SoC audio driver
  4. *
  5. * Copyright 2011 Realtek Microelectronics
  6. * Author: Johnny Hsu <johnnyhsu@realtek.com>
  7. */
  8. #ifndef _RT5640_H
  9. #define _RT5640_H
  10. #include <linux/clk.h>
  11. #include <linux/workqueue.h>
  12. #include <dt-bindings/sound/rt5640.h>
  13. /* Info */
  14. #define RT5640_RESET 0x00
  15. #define RT5640_VENDOR_ID 0xfd
  16. #define RT5640_VENDOR_ID1 0xfe
  17. #define RT5640_VENDOR_ID2 0xff
  18. /* I/O - Output */
  19. #define RT5640_SPK_VOL 0x01
  20. #define RT5640_HP_VOL 0x02
  21. #define RT5640_OUTPUT 0x03
  22. #define RT5640_MONO_OUT 0x04
  23. /* I/O - Input */
  24. #define RT5640_IN1_IN2 0x0d
  25. #define RT5640_IN3_IN4 0x0e
  26. #define RT5640_INL_INR_VOL 0x0f
  27. /* I/O - ADC/DAC/DMIC */
  28. #define RT5640_DAC1_DIG_VOL 0x19
  29. #define RT5640_DAC2_DIG_VOL 0x1a
  30. #define RT5640_DAC2_CTRL 0x1b
  31. #define RT5640_ADC_DIG_VOL 0x1c
  32. #define RT5640_ADC_DATA 0x1d
  33. #define RT5640_ADC_BST_VOL 0x1e
  34. /* Mixer - D-D */
  35. #define RT5640_STO_ADC_MIXER 0x27
  36. #define RT5640_MONO_ADC_MIXER 0x28
  37. #define RT5640_AD_DA_MIXER 0x29
  38. #define RT5640_STO_DAC_MIXER 0x2a
  39. #define RT5640_MONO_DAC_MIXER 0x2b
  40. #define RT5640_DIG_MIXER 0x2c
  41. #define RT5640_DSP_PATH1 0x2d
  42. #define RT5640_DSP_PATH2 0x2e
  43. #define RT5640_DIG_INF_DATA 0x2f
  44. /* Mixer - ADC */
  45. #define RT5640_REC_L1_MIXER 0x3b
  46. #define RT5640_REC_L2_MIXER 0x3c
  47. #define RT5640_REC_R1_MIXER 0x3d
  48. #define RT5640_REC_R2_MIXER 0x3e
  49. /* Mixer - DAC */
  50. #define RT5640_HPO_MIXER 0x45
  51. #define RT5640_SPK_L_MIXER 0x46
  52. #define RT5640_SPK_R_MIXER 0x47
  53. #define RT5640_SPO_L_MIXER 0x48
  54. #define RT5640_SPO_R_MIXER 0x49
  55. #define RT5640_SPO_CLSD_RATIO 0x4a
  56. #define RT5640_MONO_MIXER 0x4c
  57. #define RT5640_OUT_L1_MIXER 0x4d
  58. #define RT5640_OUT_L2_MIXER 0x4e
  59. #define RT5640_OUT_L3_MIXER 0x4f
  60. #define RT5640_OUT_R1_MIXER 0x50
  61. #define RT5640_OUT_R2_MIXER 0x51
  62. #define RT5640_OUT_R3_MIXER 0x52
  63. #define RT5640_LOUT_MIXER 0x53
  64. /* Power */
  65. #define RT5640_PWR_DIG1 0x61
  66. #define RT5640_PWR_DIG2 0x62
  67. #define RT5640_PWR_ANLG1 0x63
  68. #define RT5640_PWR_ANLG2 0x64
  69. #define RT5640_PWR_MIXER 0x65
  70. #define RT5640_PWR_VOL 0x66
  71. /* Private Register Control */
  72. #define RT5640_PRIV_INDEX 0x6a
  73. #define RT5640_PRIV_DATA 0x6c
  74. /* Format - ADC/DAC */
  75. #define RT5640_I2S1_SDP 0x70
  76. #define RT5640_I2S2_SDP 0x71
  77. #define RT5640_ADDA_CLK1 0x73
  78. #define RT5640_ADDA_CLK2 0x74
  79. #define RT5640_DMIC 0x75
  80. /* Function - Analog */
  81. #define RT5640_GLB_CLK 0x80
  82. #define RT5640_PLL_CTRL1 0x81
  83. #define RT5640_PLL_CTRL2 0x82
  84. #define RT5640_ASRC_1 0x83
  85. #define RT5640_ASRC_2 0x84
  86. #define RT5640_ASRC_3 0x85
  87. #define RT5640_ASRC_4 0x89
  88. #define RT5640_ASRC_5 0x8a
  89. #define RT5640_HP_OVCD 0x8b
  90. #define RT5640_CLS_D_OVCD 0x8c
  91. #define RT5640_CLS_D_OUT 0x8d
  92. #define RT5640_DEPOP_M1 0x8e
  93. #define RT5640_DEPOP_M2 0x8f
  94. #define RT5640_DEPOP_M3 0x90
  95. #define RT5640_CHARGE_PUMP 0x91
  96. #define RT5640_PV_DET_SPK_G 0x92
  97. #define RT5640_MICBIAS 0x93
  98. /* Function - Digital */
  99. #define RT5640_EQ_CTRL1 0xb0
  100. #define RT5640_EQ_CTRL2 0xb1
  101. #define RT5640_WIND_FILTER 0xb2
  102. #define RT5640_DRC_AGC_1 0xb4
  103. #define RT5640_DRC_AGC_2 0xb5
  104. #define RT5640_DRC_AGC_3 0xb6
  105. #define RT5640_SVOL_ZC 0xb7
  106. #define RT5640_ANC_CTRL1 0xb8
  107. #define RT5640_ANC_CTRL2 0xb9
  108. #define RT5640_ANC_CTRL3 0xba
  109. #define RT5640_JD_CTRL 0xbb
  110. #define RT5640_ANC_JD 0xbc
  111. #define RT5640_IRQ_CTRL1 0xbd
  112. #define RT5640_IRQ_CTRL2 0xbe
  113. #define RT5640_INT_IRQ_ST 0xbf
  114. #define RT5640_GPIO_CTRL1 0xc0
  115. #define RT5640_GPIO_CTRL2 0xc1
  116. #define RT5640_GPIO_CTRL3 0xc2
  117. #define RT5640_DSP_CTRL1 0xc4
  118. #define RT5640_DSP_CTRL2 0xc5
  119. #define RT5640_DSP_CTRL3 0xc6
  120. #define RT5640_DSP_CTRL4 0xc7
  121. #define RT5640_PGM_REG_ARR1 0xc8
  122. #define RT5640_PGM_REG_ARR2 0xc9
  123. #define RT5640_PGM_REG_ARR3 0xca
  124. #define RT5640_PGM_REG_ARR4 0xcb
  125. #define RT5640_PGM_REG_ARR5 0xcc
  126. #define RT5640_SCB_FUNC 0xcd
  127. #define RT5640_SCB_CTRL 0xce
  128. #define RT5640_BASE_BACK 0xcf
  129. #define RT5640_MP3_PLUS1 0xd0
  130. #define RT5640_MP3_PLUS2 0xd1
  131. #define RT5640_3D_HP 0xd2
  132. #define RT5640_ADJ_HPF 0xd3
  133. #define RT5640_HP_CALIB_AMP_DET 0xd6
  134. #define RT5640_HP_CALIB2 0xd7
  135. #define RT5640_SV_ZCD1 0xd9
  136. #define RT5640_SV_ZCD2 0xda
  137. /* Dummy Register */
  138. #define RT5640_DUMMY1 0xfa
  139. #define RT5640_DUMMY2 0xfb
  140. #define RT5640_DUMMY3 0xfc
  141. /* Index of Codec Private Register definition */
  142. #define RT5640_BIAS_CUR4 0x15
  143. #define RT5640_CHPUMP_INT_REG1 0x24
  144. #define RT5640_MAMP_INT_REG2 0x37
  145. #define RT5640_3D_SPK 0x63
  146. #define RT5640_WND_1 0x6c
  147. #define RT5640_WND_2 0x6d
  148. #define RT5640_WND_3 0x6e
  149. #define RT5640_WND_4 0x6f
  150. #define RT5640_WND_5 0x70
  151. #define RT5640_WND_8 0x73
  152. #define RT5640_DIP_SPK_INF 0x75
  153. #define RT5640_HP_DCC_INT1 0x77
  154. #define RT5640_EQ_BW_LOP 0xa0
  155. #define RT5640_EQ_GN_LOP 0xa1
  156. #define RT5640_EQ_FC_BP1 0xa2
  157. #define RT5640_EQ_BW_BP1 0xa3
  158. #define RT5640_EQ_GN_BP1 0xa4
  159. #define RT5640_EQ_FC_BP2 0xa5
  160. #define RT5640_EQ_BW_BP2 0xa6
  161. #define RT5640_EQ_GN_BP2 0xa7
  162. #define RT5640_EQ_FC_BP3 0xa8
  163. #define RT5640_EQ_BW_BP3 0xa9
  164. #define RT5640_EQ_GN_BP3 0xaa
  165. #define RT5640_EQ_FC_BP4 0xab
  166. #define RT5640_EQ_BW_BP4 0xac
  167. #define RT5640_EQ_GN_BP4 0xad
  168. #define RT5640_EQ_FC_HIP1 0xae
  169. #define RT5640_EQ_GN_HIP1 0xaf
  170. #define RT5640_EQ_FC_HIP2 0xb0
  171. #define RT5640_EQ_BW_HIP2 0xb1
  172. #define RT5640_EQ_GN_HIP2 0xb2
  173. #define RT5640_EQ_PRE_VOL 0xb3
  174. #define RT5640_EQ_PST_VOL 0xb4
  175. /* global definition */
  176. #define RT5640_L_MUTE (0x1 << 15)
  177. #define RT5640_L_MUTE_SFT 15
  178. #define RT5640_VOL_L_MUTE (0x1 << 14)
  179. #define RT5640_VOL_L_SFT 14
  180. #define RT5640_R_MUTE (0x1 << 7)
  181. #define RT5640_R_MUTE_SFT 7
  182. #define RT5640_VOL_R_MUTE (0x1 << 6)
  183. #define RT5640_VOL_R_SFT 6
  184. #define RT5640_L_VOL_MASK (0x3f << 8)
  185. #define RT5640_L_VOL_SFT 8
  186. #define RT5640_R_VOL_MASK (0x3f)
  187. #define RT5640_R_VOL_SFT 0
  188. /* SW Reset & Device ID (0x00) */
  189. #define RT5640_ID_MASK (0x3 << 1)
  190. #define RT5640_ID_5639 (0x0 << 1)
  191. #define RT5640_ID_5640 (0x2 << 1)
  192. #define RT5640_ID_5642 (0x3 << 1)
  193. /* IN1 and IN2 Control (0x0d) */
  194. /* IN3 and IN4 Control (0x0e) */
  195. #define RT5640_BST_SFT1 12
  196. #define RT5640_BST_SFT2 8
  197. #define RT5640_IN_DF1 (0x1 << 7)
  198. #define RT5640_IN_SFT1 7
  199. #define RT5640_IN_DF2 (0x1 << 6)
  200. #define RT5640_IN_SFT2 6
  201. /* INL and INR Volume Control (0x0f) */
  202. #define RT5640_INL_SEL_MASK (0x1 << 15)
  203. #define RT5640_INL_SEL_SFT 15
  204. #define RT5640_INL_SEL_IN4P (0x0 << 15)
  205. #define RT5640_INL_SEL_MONOP (0x1 << 15)
  206. #define RT5640_INL_VOL_MASK (0x1f << 8)
  207. #define RT5640_INL_VOL_SFT 8
  208. #define RT5640_INR_SEL_MASK (0x1 << 7)
  209. #define RT5640_INR_SEL_SFT 7
  210. #define RT5640_INR_SEL_IN4N (0x0 << 7)
  211. #define RT5640_INR_SEL_MONON (0x1 << 7)
  212. #define RT5640_INR_VOL_MASK (0x1f)
  213. #define RT5640_INR_VOL_SFT 0
  214. /* DAC1 Digital Volume (0x19) */
  215. #define RT5640_DAC_L1_VOL_MASK (0xff << 8)
  216. #define RT5640_DAC_L1_VOL_SFT 8
  217. #define RT5640_DAC_R1_VOL_MASK (0xff)
  218. #define RT5640_DAC_R1_VOL_SFT 0
  219. /* DAC2 Digital Volume (0x1a) */
  220. #define RT5640_DAC_L2_VOL_MASK (0xff << 8)
  221. #define RT5640_DAC_L2_VOL_SFT 8
  222. #define RT5640_DAC_R2_VOL_MASK (0xff)
  223. #define RT5640_DAC_R2_VOL_SFT 0
  224. /* DAC2 Control (0x1b) */
  225. #define RT5640_M_DAC_L2_VOL (0x1 << 13)
  226. #define RT5640_M_DAC_L2_VOL_SFT 13
  227. #define RT5640_M_DAC_R2_VOL (0x1 << 12)
  228. #define RT5640_M_DAC_R2_VOL_SFT 12
  229. /* ADC Digital Volume Control (0x1c) */
  230. #define RT5640_ADC_L_VOL_MASK (0x7f << 8)
  231. #define RT5640_ADC_L_VOL_SFT 8
  232. #define RT5640_ADC_R_VOL_MASK (0x7f)
  233. #define RT5640_ADC_R_VOL_SFT 0
  234. /* Mono ADC Digital Volume Control (0x1d) */
  235. #define RT5640_MONO_ADC_L_VOL_MASK (0x7f << 8)
  236. #define RT5640_MONO_ADC_L_VOL_SFT 8
  237. #define RT5640_MONO_ADC_R_VOL_MASK (0x7f)
  238. #define RT5640_MONO_ADC_R_VOL_SFT 0
  239. /* ADC Boost Volume Control (0x1e) */
  240. #define RT5640_ADC_L_BST_MASK (0x3 << 14)
  241. #define RT5640_ADC_L_BST_SFT 14
  242. #define RT5640_ADC_R_BST_MASK (0x3 << 12)
  243. #define RT5640_ADC_R_BST_SFT 12
  244. #define RT5640_ADC_COMP_MASK (0x3 << 10)
  245. #define RT5640_ADC_COMP_SFT 10
  246. /* Stereo ADC Mixer Control (0x27) */
  247. #define RT5640_M_ADC_L1 (0x1 << 14)
  248. #define RT5640_M_ADC_L1_SFT 14
  249. #define RT5640_M_ADC_L2 (0x1 << 13)
  250. #define RT5640_M_ADC_L2_SFT 13
  251. #define RT5640_ADC_1_SRC_MASK (0x1 << 12)
  252. #define RT5640_ADC_1_SRC_SFT 12
  253. #define RT5640_ADC_1_SRC_ADC (0x1 << 12)
  254. #define RT5640_ADC_1_SRC_DACMIX (0x0 << 12)
  255. #define RT5640_ADC_2_SRC_MASK (0x3 << 10)
  256. #define RT5640_ADC_2_SRC_SFT 10
  257. #define RT5640_ADC_2_SRC_DMIC1 (0x0 << 10)
  258. #define RT5640_ADC_2_SRC_DMIC2 (0x1 << 10)
  259. #define RT5640_ADC_2_SRC_DACMIX (0x2 << 10)
  260. #define RT5640_M_ADC_R1 (0x1 << 6)
  261. #define RT5640_M_ADC_R1_SFT 6
  262. #define RT5640_M_ADC_R2 (0x1 << 5)
  263. #define RT5640_M_ADC_R2_SFT 5
  264. /* Mono ADC Mixer Control (0x28) */
  265. #define RT5640_M_MONO_ADC_L1 (0x1 << 14)
  266. #define RT5640_M_MONO_ADC_L1_SFT 14
  267. #define RT5640_M_MONO_ADC_L2 (0x1 << 13)
  268. #define RT5640_M_MONO_ADC_L2_SFT 13
  269. #define RT5640_MONO_ADC_L1_SRC_MASK (0x1 << 12)
  270. #define RT5640_MONO_ADC_L1_SRC_SFT 12
  271. #define RT5640_MONO_ADC_L1_SRC_DACMIXL (0x0 << 12)
  272. #define RT5640_MONO_ADC_L1_SRC_ADCL (0x1 << 12)
  273. #define RT5640_MONO_ADC_L2_SRC_MASK (0x3 << 10)
  274. #define RT5640_MONO_ADC_L2_SRC_SFT 10
  275. #define RT5640_MONO_ADC_L2_SRC_DMIC_L1 (0x0 << 10)
  276. #define RT5640_MONO_ADC_L2_SRC_DMIC_L2 (0x1 << 10)
  277. #define RT5640_MONO_ADC_L2_SRC_DACMIXL (0x2 << 10)
  278. #define RT5640_M_MONO_ADC_R1 (0x1 << 6)
  279. #define RT5640_M_MONO_ADC_R1_SFT 6
  280. #define RT5640_M_MONO_ADC_R2 (0x1 << 5)
  281. #define RT5640_M_MONO_ADC_R2_SFT 5
  282. #define RT5640_MONO_ADC_R1_SRC_MASK (0x1 << 4)
  283. #define RT5640_MONO_ADC_R1_SRC_SFT 4
  284. #define RT5640_MONO_ADC_R1_SRC_ADCR (0x1 << 4)
  285. #define RT5640_MONO_ADC_R1_SRC_DACMIXR (0x0 << 4)
  286. #define RT5640_MONO_ADC_R2_SRC_MASK (0x3 << 2)
  287. #define RT5640_MONO_ADC_R2_SRC_SFT 2
  288. #define RT5640_MONO_ADC_R2_SRC_DMIC_R1 (0x0 << 2)
  289. #define RT5640_MONO_ADC_R2_SRC_DMIC_R2 (0x1 << 2)
  290. #define RT5640_MONO_ADC_R2_SRC_DACMIXR (0x2 << 2)
  291. /* ADC Mixer to DAC Mixer Control (0x29) */
  292. #define RT5640_M_ADCMIX_L (0x1 << 15)
  293. #define RT5640_M_ADCMIX_L_SFT 15
  294. #define RT5640_M_IF1_DAC_L (0x1 << 14)
  295. #define RT5640_M_IF1_DAC_L_SFT 14
  296. #define RT5640_M_ADCMIX_R (0x1 << 7)
  297. #define RT5640_M_ADCMIX_R_SFT 7
  298. #define RT5640_M_IF1_DAC_R (0x1 << 6)
  299. #define RT5640_M_IF1_DAC_R_SFT 6
  300. /* Stereo DAC Mixer Control (0x2a) */
  301. #define RT5640_M_DAC_L1 (0x1 << 14)
  302. #define RT5640_M_DAC_L1_SFT 14
  303. #define RT5640_DAC_L1_STO_L_VOL_MASK (0x1 << 13)
  304. #define RT5640_DAC_L1_STO_L_VOL_SFT 13
  305. #define RT5640_M_DAC_L2 (0x1 << 12)
  306. #define RT5640_M_DAC_L2_SFT 12
  307. #define RT5640_DAC_L2_STO_L_VOL_MASK (0x1 << 11)
  308. #define RT5640_DAC_L2_STO_L_VOL_SFT 11
  309. #define RT5640_M_ANC_DAC_L (0x1 << 10)
  310. #define RT5640_M_ANC_DAC_L_SFT 10
  311. #define RT5640_M_DAC_R1 (0x1 << 6)
  312. #define RT5640_M_DAC_R1_SFT 6
  313. #define RT5640_DAC_R1_STO_R_VOL_MASK (0x1 << 5)
  314. #define RT5640_DAC_R1_STO_R_VOL_SFT 5
  315. #define RT5640_M_DAC_R2 (0x1 << 4)
  316. #define RT5640_M_DAC_R2_SFT 4
  317. #define RT5640_DAC_R2_STO_R_VOL_MASK (0x1 << 3)
  318. #define RT5640_DAC_R2_STO_R_VOL_SFT 3
  319. #define RT5640_M_ANC_DAC_R (0x1 << 2)
  320. #define RT5640_M_ANC_DAC_R_SFT 2
  321. /* Mono DAC Mixer Control (0x2b) */
  322. #define RT5640_M_DAC_L1_MONO_L (0x1 << 14)
  323. #define RT5640_M_DAC_L1_MONO_L_SFT 14
  324. #define RT5640_DAC_L1_MONO_L_VOL_MASK (0x1 << 13)
  325. #define RT5640_DAC_L1_MONO_L_VOL_SFT 13
  326. #define RT5640_M_DAC_L2_MONO_L (0x1 << 12)
  327. #define RT5640_M_DAC_L2_MONO_L_SFT 12
  328. #define RT5640_DAC_L2_MONO_L_VOL_MASK (0x1 << 11)
  329. #define RT5640_DAC_L2_MONO_L_VOL_SFT 11
  330. #define RT5640_M_DAC_R2_MONO_L (0x1 << 10)
  331. #define RT5640_M_DAC_R2_MONO_L_SFT 10
  332. #define RT5640_DAC_R2_MONO_L_VOL_MASK (0x1 << 9)
  333. #define RT5640_DAC_R2_MONO_L_VOL_SFT 9
  334. #define RT5640_M_DAC_R1_MONO_R (0x1 << 6)
  335. #define RT5640_M_DAC_R1_MONO_R_SFT 6
  336. #define RT5640_DAC_R1_MONO_R_VOL_MASK (0x1 << 5)
  337. #define RT5640_DAC_R1_MONO_R_VOL_SFT 5
  338. #define RT5640_M_DAC_R2_MONO_R (0x1 << 4)
  339. #define RT5640_M_DAC_R2_MONO_R_SFT 4
  340. #define RT5640_DAC_R2_MONO_R_VOL_MASK (0x1 << 3)
  341. #define RT5640_DAC_R2_MONO_R_VOL_SFT 3
  342. #define RT5640_M_DAC_L2_MONO_R (0x1 << 2)
  343. #define RT5640_M_DAC_L2_MONO_R_SFT 2
  344. #define RT5640_DAC_L2_MONO_R_VOL_MASK (0x1 << 1)
  345. #define RT5640_DAC_L2_MONO_R_VOL_SFT 1
  346. /* Digital Mixer Control (0x2c) */
  347. #define RT5640_M_STO_L_DAC_L (0x1 << 15)
  348. #define RT5640_M_STO_L_DAC_L_SFT 15
  349. #define RT5640_STO_L_DAC_L_VOL_MASK (0x1 << 14)
  350. #define RT5640_STO_L_DAC_L_VOL_SFT 14
  351. #define RT5640_M_DAC_L2_DAC_L (0x1 << 13)
  352. #define RT5640_M_DAC_L2_DAC_L_SFT 13
  353. #define RT5640_DAC_L2_DAC_L_VOL_MASK (0x1 << 12)
  354. #define RT5640_DAC_L2_DAC_L_VOL_SFT 12
  355. #define RT5640_M_STO_R_DAC_R (0x1 << 11)
  356. #define RT5640_M_STO_R_DAC_R_SFT 11
  357. #define RT5640_STO_R_DAC_R_VOL_MASK (0x1 << 10)
  358. #define RT5640_STO_R_DAC_R_VOL_SFT 10
  359. #define RT5640_M_DAC_R2_DAC_R (0x1 << 9)
  360. #define RT5640_M_DAC_R2_DAC_R_SFT 9
  361. #define RT5640_DAC_R2_DAC_R_VOL_MASK (0x1 << 8)
  362. #define RT5640_DAC_R2_DAC_R_VOL_SFT 8
  363. /* DSP Path Control 1 (0x2d) */
  364. #define RT5640_RXDP_SRC_MASK (0x1 << 15)
  365. #define RT5640_RXDP_SRC_SFT 15
  366. #define RT5640_RXDP_SRC_NOR (0x0 << 15)
  367. #define RT5640_RXDP_SRC_DIV3 (0x1 << 15)
  368. #define RT5640_TXDP_SRC_MASK (0x1 << 14)
  369. #define RT5640_TXDP_SRC_SFT 14
  370. #define RT5640_TXDP_SRC_NOR (0x0 << 14)
  371. #define RT5640_TXDP_SRC_DIV3 (0x1 << 14)
  372. /* DSP Path Control 2 (0x2e) */
  373. #define RT5640_DAC_L2_SEL_MASK (0x3 << 14)
  374. #define RT5640_DAC_L2_SEL_SFT 14
  375. #define RT5640_DAC_L2_SEL_IF2 (0x0 << 14)
  376. #define RT5640_DAC_L2_SEL_IF3 (0x1 << 14)
  377. #define RT5640_DAC_L2_SEL_TXDC (0x2 << 14)
  378. #define RT5640_DAC_L2_SEL_BASS (0x3 << 14)
  379. #define RT5640_DAC_R2_SEL_MASK (0x3 << 12)
  380. #define RT5640_DAC_R2_SEL_SFT 12
  381. #define RT5640_DAC_R2_SEL_IF2 (0x0 << 12)
  382. #define RT5640_DAC_R2_SEL_IF3 (0x1 << 12)
  383. #define RT5640_DAC_R2_SEL_TXDC (0x2 << 12)
  384. #define RT5640_IF2_ADC_L_SEL_MASK (0x1 << 11)
  385. #define RT5640_IF2_ADC_L_SEL_SFT 11
  386. #define RT5640_IF2_ADC_L_SEL_TXDP (0x0 << 11)
  387. #define RT5640_IF2_ADC_L_SEL_PASS (0x1 << 11)
  388. #define RT5640_IF2_ADC_R_SEL_MASK (0x1 << 10)
  389. #define RT5640_IF2_ADC_R_SEL_SFT 10
  390. #define RT5640_IF2_ADC_R_SEL_TXDP (0x0 << 10)
  391. #define RT5640_IF2_ADC_R_SEL_PASS (0x1 << 10)
  392. #define RT5640_RXDC_SEL_MASK (0x3 << 8)
  393. #define RT5640_RXDC_SEL_SFT 8
  394. #define RT5640_RXDC_SEL_NOR (0x0 << 8)
  395. #define RT5640_RXDC_SEL_L2R (0x1 << 8)
  396. #define RT5640_RXDC_SEL_R2L (0x2 << 8)
  397. #define RT5640_RXDC_SEL_SWAP (0x3 << 8)
  398. #define RT5640_RXDP_SEL_MASK (0x3 << 6)
  399. #define RT5640_RXDP_SEL_SFT 6
  400. #define RT5640_RXDP_SEL_NOR (0x0 << 6)
  401. #define RT5640_RXDP_SEL_L2R (0x1 << 6)
  402. #define RT5640_RXDP_SEL_R2L (0x2 << 6)
  403. #define RT5640_RXDP_SEL_SWAP (0x3 << 6)
  404. #define RT5640_TXDC_SEL_MASK (0x3 << 4)
  405. #define RT5640_TXDC_SEL_SFT 4
  406. #define RT5640_TXDC_SEL_NOR (0x0 << 4)
  407. #define RT5640_TXDC_SEL_L2R (0x1 << 4)
  408. #define RT5640_TXDC_SEL_R2L (0x2 << 4)
  409. #define RT5640_TXDC_SEL_SWAP (0x3 << 4)
  410. #define RT5640_TXDP_SEL_MASK (0x3 << 2)
  411. #define RT5640_TXDP_SEL_SFT 2
  412. #define RT5640_TXDP_SEL_NOR (0x0 << 2)
  413. #define RT5640_TXDP_SEL_L2R (0x1 << 2)
  414. #define RT5640_TXDP_SEL_R2L (0x2 << 2)
  415. #define RT5640_TRXDP_SEL_SWAP (0x3 << 2)
  416. /* Digital Interface Data Control (0x2f) */
  417. #define RT5640_IF1_DAC_SEL_MASK (0x3 << 14)
  418. #define RT5640_IF1_DAC_SEL_SFT 14
  419. #define RT5640_IF1_DAC_SEL_NOR (0x0 << 14)
  420. #define RT5640_IF1_DAC_SEL_SWAP (0x1 << 14)
  421. #define RT5640_IF1_DAC_SEL_L2R (0x2 << 14)
  422. #define RT5640_IF1_DAC_SEL_R2L (0x3 << 14)
  423. #define RT5640_IF1_ADC_SEL_MASK (0x3 << 12)
  424. #define RT5640_IF1_ADC_SEL_SFT 12
  425. #define RT5640_IF1_ADC_SEL_NOR (0x0 << 12)
  426. #define RT5640_IF1_ADC_SEL_SWAP (0x1 << 12)
  427. #define RT5640_IF1_ADC_SEL_L2R (0x2 << 12)
  428. #define RT5640_IF1_ADC_SEL_R2L (0x3 << 12)
  429. #define RT5640_IF2_DAC_SEL_MASK (0x3 << 10)
  430. #define RT5640_IF2_DAC_SEL_SFT 10
  431. #define RT5640_IF2_DAC_SEL_NOR (0x0 << 10)
  432. #define RT5640_IF2_DAC_SEL_SWAP (0x1 << 10)
  433. #define RT5640_IF2_DAC_SEL_L2R (0x2 << 10)
  434. #define RT5640_IF2_DAC_SEL_R2L (0x3 << 10)
  435. #define RT5640_IF2_ADC_SEL_MASK (0x3 << 8)
  436. #define RT5640_IF2_ADC_SEL_SFT 8
  437. #define RT5640_IF2_ADC_SEL_NOR (0x0 << 8)
  438. #define RT5640_IF2_ADC_SEL_SWAP (0x1 << 8)
  439. #define RT5640_IF2_ADC_SEL_L2R (0x2 << 8)
  440. #define RT5640_IF2_ADC_SEL_R2L (0x3 << 8)
  441. #define RT5640_IF3_DAC_SEL_MASK (0x3 << 6)
  442. #define RT5640_IF3_DAC_SEL_SFT 6
  443. #define RT5640_IF3_DAC_SEL_NOR (0x0 << 6)
  444. #define RT5640_IF3_DAC_SEL_SWAP (0x1 << 6)
  445. #define RT5640_IF3_DAC_SEL_L2R (0x2 << 6)
  446. #define RT5640_IF3_DAC_SEL_R2L (0x3 << 6)
  447. #define RT5640_IF3_ADC_SEL_MASK (0x3 << 4)
  448. #define RT5640_IF3_ADC_SEL_SFT 4
  449. #define RT5640_IF3_ADC_SEL_NOR (0x0 << 4)
  450. #define RT5640_IF3_ADC_SEL_SWAP (0x1 << 4)
  451. #define RT5640_IF3_ADC_SEL_L2R (0x2 << 4)
  452. #define RT5640_IF3_ADC_SEL_R2L (0x3 << 4)
  453. /* REC Left Mixer Control 1 (0x3b) */
  454. #define RT5640_G_HP_L_RM_L_MASK (0x7 << 13)
  455. #define RT5640_G_HP_L_RM_L_SFT 13
  456. #define RT5640_G_IN_L_RM_L_MASK (0x7 << 10)
  457. #define RT5640_G_IN_L_RM_L_SFT 10
  458. #define RT5640_G_BST4_RM_L_MASK (0x7 << 7)
  459. #define RT5640_G_BST4_RM_L_SFT 7
  460. #define RT5640_G_BST3_RM_L_MASK (0x7 << 4)
  461. #define RT5640_G_BST3_RM_L_SFT 4
  462. #define RT5640_G_BST2_RM_L_MASK (0x7 << 1)
  463. #define RT5640_G_BST2_RM_L_SFT 1
  464. /* REC Left Mixer Control 2 (0x3c) */
  465. #define RT5640_G_BST1_RM_L_MASK (0x7 << 13)
  466. #define RT5640_G_BST1_RM_L_SFT 13
  467. #define RT5640_G_OM_L_RM_L_MASK (0x7 << 10)
  468. #define RT5640_G_OM_L_RM_L_SFT 10
  469. #define RT5640_M_HP_L_RM_L (0x1 << 6)
  470. #define RT5640_M_HP_L_RM_L_SFT 6
  471. #define RT5640_M_IN_L_RM_L (0x1 << 5)
  472. #define RT5640_M_IN_L_RM_L_SFT 5
  473. #define RT5640_M_BST4_RM_L (0x1 << 4)
  474. #define RT5640_M_BST4_RM_L_SFT 4
  475. #define RT5640_M_BST3_RM_L (0x1 << 3)
  476. #define RT5640_M_BST3_RM_L_SFT 3
  477. #define RT5640_M_BST2_RM_L (0x1 << 2)
  478. #define RT5640_M_BST2_RM_L_SFT 2
  479. #define RT5640_M_BST1_RM_L (0x1 << 1)
  480. #define RT5640_M_BST1_RM_L_SFT 1
  481. #define RT5640_M_OM_L_RM_L (0x1)
  482. #define RT5640_M_OM_L_RM_L_SFT 0
  483. /* REC Right Mixer Control 1 (0x3d) */
  484. #define RT5640_G_HP_R_RM_R_MASK (0x7 << 13)
  485. #define RT5640_G_HP_R_RM_R_SFT 13
  486. #define RT5640_G_IN_R_RM_R_MASK (0x7 << 10)
  487. #define RT5640_G_IN_R_RM_R_SFT 10
  488. #define RT5640_G_BST4_RM_R_MASK (0x7 << 7)
  489. #define RT5640_G_BST4_RM_R_SFT 7
  490. #define RT5640_G_BST3_RM_R_MASK (0x7 << 4)
  491. #define RT5640_G_BST3_RM_R_SFT 4
  492. #define RT5640_G_BST2_RM_R_MASK (0x7 << 1)
  493. #define RT5640_G_BST2_RM_R_SFT 1
  494. /* REC Right Mixer Control 2 (0x3e) */
  495. #define RT5640_G_BST1_RM_R_MASK (0x7 << 13)
  496. #define RT5640_G_BST1_RM_R_SFT 13
  497. #define RT5640_G_OM_R_RM_R_MASK (0x7 << 10)
  498. #define RT5640_G_OM_R_RM_R_SFT 10
  499. #define RT5640_M_HP_R_RM_R (0x1 << 6)
  500. #define RT5640_M_HP_R_RM_R_SFT 6
  501. #define RT5640_M_IN_R_RM_R (0x1 << 5)
  502. #define RT5640_M_IN_R_RM_R_SFT 5
  503. #define RT5640_M_BST4_RM_R (0x1 << 4)
  504. #define RT5640_M_BST4_RM_R_SFT 4
  505. #define RT5640_M_BST3_RM_R (0x1 << 3)
  506. #define RT5640_M_BST3_RM_R_SFT 3
  507. #define RT5640_M_BST2_RM_R (0x1 << 2)
  508. #define RT5640_M_BST2_RM_R_SFT 2
  509. #define RT5640_M_BST1_RM_R (0x1 << 1)
  510. #define RT5640_M_BST1_RM_R_SFT 1
  511. #define RT5640_M_OM_R_RM_R (0x1)
  512. #define RT5640_M_OM_R_RM_R_SFT 0
  513. /* HPMIX Control (0x45) */
  514. #define RT5640_M_DAC2_HM (0x1 << 15)
  515. #define RT5640_M_DAC2_HM_SFT 15
  516. #define RT5640_M_DAC1_HM (0x1 << 14)
  517. #define RT5640_M_DAC1_HM_SFT 14
  518. #define RT5640_M_HPVOL_HM (0x1 << 13)
  519. #define RT5640_M_HPVOL_HM_SFT 13
  520. #define RT5640_G_HPOMIX_MASK (0x1 << 12)
  521. #define RT5640_G_HPOMIX_SFT 12
  522. /* SPK Left Mixer Control (0x46) */
  523. #define RT5640_G_RM_L_SM_L_MASK (0x3 << 14)
  524. #define RT5640_G_RM_L_SM_L_SFT 14
  525. #define RT5640_G_IN_L_SM_L_MASK (0x3 << 12)
  526. #define RT5640_G_IN_L_SM_L_SFT 12
  527. #define RT5640_G_DAC_L1_SM_L_MASK (0x3 << 10)
  528. #define RT5640_G_DAC_L1_SM_L_SFT 10
  529. #define RT5640_G_DAC_L2_SM_L_MASK (0x3 << 8)
  530. #define RT5640_G_DAC_L2_SM_L_SFT 8
  531. #define RT5640_G_OM_L_SM_L_MASK (0x3 << 6)
  532. #define RT5640_G_OM_L_SM_L_SFT 6
  533. #define RT5640_M_RM_L_SM_L (0x1 << 5)
  534. #define RT5640_M_RM_L_SM_L_SFT 5
  535. #define RT5640_M_IN_L_SM_L (0x1 << 4)
  536. #define RT5640_M_IN_L_SM_L_SFT 4
  537. #define RT5640_M_DAC_L1_SM_L (0x1 << 3)
  538. #define RT5640_M_DAC_L1_SM_L_SFT 3
  539. #define RT5640_M_DAC_L2_SM_L (0x1 << 2)
  540. #define RT5640_M_DAC_L2_SM_L_SFT 2
  541. #define RT5640_M_OM_L_SM_L (0x1 << 1)
  542. #define RT5640_M_OM_L_SM_L_SFT 1
  543. /* SPK Right Mixer Control (0x47) */
  544. #define RT5640_G_RM_R_SM_R_MASK (0x3 << 14)
  545. #define RT5640_G_RM_R_SM_R_SFT 14
  546. #define RT5640_G_IN_R_SM_R_MASK (0x3 << 12)
  547. #define RT5640_G_IN_R_SM_R_SFT 12
  548. #define RT5640_G_DAC_R1_SM_R_MASK (0x3 << 10)
  549. #define RT5640_G_DAC_R1_SM_R_SFT 10
  550. #define RT5640_G_DAC_R2_SM_R_MASK (0x3 << 8)
  551. #define RT5640_G_DAC_R2_SM_R_SFT 8
  552. #define RT5640_G_OM_R_SM_R_MASK (0x3 << 6)
  553. #define RT5640_G_OM_R_SM_R_SFT 6
  554. #define RT5640_M_RM_R_SM_R (0x1 << 5)
  555. #define RT5640_M_RM_R_SM_R_SFT 5
  556. #define RT5640_M_IN_R_SM_R (0x1 << 4)
  557. #define RT5640_M_IN_R_SM_R_SFT 4
  558. #define RT5640_M_DAC_R1_SM_R (0x1 << 3)
  559. #define RT5640_M_DAC_R1_SM_R_SFT 3
  560. #define RT5640_M_DAC_R2_SM_R (0x1 << 2)
  561. #define RT5640_M_DAC_R2_SM_R_SFT 2
  562. #define RT5640_M_OM_R_SM_R (0x1 << 1)
  563. #define RT5640_M_OM_R_SM_R_SFT 1
  564. /* SPOLMIX Control (0x48) */
  565. #define RT5640_M_DAC_R1_SPM_L (0x1 << 15)
  566. #define RT5640_M_DAC_R1_SPM_L_SFT 15
  567. #define RT5640_M_DAC_L1_SPM_L (0x1 << 14)
  568. #define RT5640_M_DAC_L1_SPM_L_SFT 14
  569. #define RT5640_M_SV_R_SPM_L (0x1 << 13)
  570. #define RT5640_M_SV_R_SPM_L_SFT 13
  571. #define RT5640_M_SV_L_SPM_L (0x1 << 12)
  572. #define RT5640_M_SV_L_SPM_L_SFT 12
  573. #define RT5640_M_BST1_SPM_L (0x1 << 11)
  574. #define RT5640_M_BST1_SPM_L_SFT 11
  575. /* SPORMIX Control (0x49) */
  576. #define RT5640_M_DAC_R1_SPM_R (0x1 << 13)
  577. #define RT5640_M_DAC_R1_SPM_R_SFT 13
  578. #define RT5640_M_SV_R_SPM_R (0x1 << 12)
  579. #define RT5640_M_SV_R_SPM_R_SFT 12
  580. #define RT5640_M_BST1_SPM_R (0x1 << 11)
  581. #define RT5640_M_BST1_SPM_R_SFT 11
  582. /* SPOLMIX / SPORMIX Ratio Control (0x4a) */
  583. #define RT5640_SPO_CLSD_RATIO_MASK (0x7)
  584. #define RT5640_SPO_CLSD_RATIO_SFT 0
  585. /* Mono Output Mixer Control (0x4c) */
  586. #define RT5640_M_DAC_R2_MM (0x1 << 15)
  587. #define RT5640_M_DAC_R2_MM_SFT 15
  588. #define RT5640_M_DAC_L2_MM (0x1 << 14)
  589. #define RT5640_M_DAC_L2_MM_SFT 14
  590. #define RT5640_M_OV_R_MM (0x1 << 13)
  591. #define RT5640_M_OV_R_MM_SFT 13
  592. #define RT5640_M_OV_L_MM (0x1 << 12)
  593. #define RT5640_M_OV_L_MM_SFT 12
  594. #define RT5640_M_BST1_MM (0x1 << 11)
  595. #define RT5640_M_BST1_MM_SFT 11
  596. #define RT5640_G_MONOMIX_MASK (0x1 << 10)
  597. #define RT5640_G_MONOMIX_SFT 10
  598. /* Output Left Mixer Control 1 (0x4d) */
  599. #define RT5640_G_BST3_OM_L_MASK (0x7 << 13)
  600. #define RT5640_G_BST3_OM_L_SFT 13
  601. #define RT5640_G_BST2_OM_L_MASK (0x7 << 10)
  602. #define RT5640_G_BST2_OM_L_SFT 10
  603. #define RT5640_G_BST1_OM_L_MASK (0x7 << 7)
  604. #define RT5640_G_BST1_OM_L_SFT 7
  605. #define RT5640_G_IN_L_OM_L_MASK (0x7 << 4)
  606. #define RT5640_G_IN_L_OM_L_SFT 4
  607. #define RT5640_G_RM_L_OM_L_MASK (0x7 << 1)
  608. #define RT5640_G_RM_L_OM_L_SFT 1
  609. /* Output Left Mixer Control 2 (0x4e) */
  610. #define RT5640_G_DAC_R2_OM_L_MASK (0x7 << 13)
  611. #define RT5640_G_DAC_R2_OM_L_SFT 13
  612. #define RT5640_G_DAC_L2_OM_L_MASK (0x7 << 10)
  613. #define RT5640_G_DAC_L2_OM_L_SFT 10
  614. #define RT5640_G_DAC_L1_OM_L_MASK (0x7 << 7)
  615. #define RT5640_G_DAC_L1_OM_L_SFT 7
  616. /* Output Left Mixer Control 3 (0x4f) */
  617. #define RT5640_M_SM_L_OM_L (0x1 << 8)
  618. #define RT5640_M_SM_L_OM_L_SFT 8
  619. #define RT5640_M_BST3_OM_L (0x1 << 7)
  620. #define RT5640_M_BST3_OM_L_SFT 7
  621. #define RT5640_M_BST2_OM_L (0x1 << 6)
  622. #define RT5640_M_BST2_OM_L_SFT 6
  623. #define RT5640_M_BST1_OM_L (0x1 << 5)
  624. #define RT5640_M_BST1_OM_L_SFT 5
  625. #define RT5640_M_IN_L_OM_L (0x1 << 4)
  626. #define RT5640_M_IN_L_OM_L_SFT 4
  627. #define RT5640_M_RM_L_OM_L (0x1 << 3)
  628. #define RT5640_M_RM_L_OM_L_SFT 3
  629. #define RT5640_M_DAC_R2_OM_L (0x1 << 2)
  630. #define RT5640_M_DAC_R2_OM_L_SFT 2
  631. #define RT5640_M_DAC_L2_OM_L (0x1 << 1)
  632. #define RT5640_M_DAC_L2_OM_L_SFT 1
  633. #define RT5640_M_DAC_L1_OM_L (0x1)
  634. #define RT5640_M_DAC_L1_OM_L_SFT 0
  635. /* Output Right Mixer Control 1 (0x50) */
  636. #define RT5640_G_BST4_OM_R_MASK (0x7 << 13)
  637. #define RT5640_G_BST4_OM_R_SFT 13
  638. #define RT5640_G_BST2_OM_R_MASK (0x7 << 10)
  639. #define RT5640_G_BST2_OM_R_SFT 10
  640. #define RT5640_G_BST1_OM_R_MASK (0x7 << 7)
  641. #define RT5640_G_BST1_OM_R_SFT 7
  642. #define RT5640_G_IN_R_OM_R_MASK (0x7 << 4)
  643. #define RT5640_G_IN_R_OM_R_SFT 4
  644. #define RT5640_G_RM_R_OM_R_MASK (0x7 << 1)
  645. #define RT5640_G_RM_R_OM_R_SFT 1
  646. /* Output Right Mixer Control 2 (0x51) */
  647. #define RT5640_G_DAC_L2_OM_R_MASK (0x7 << 13)
  648. #define RT5640_G_DAC_L2_OM_R_SFT 13
  649. #define RT5640_G_DAC_R2_OM_R_MASK (0x7 << 10)
  650. #define RT5640_G_DAC_R2_OM_R_SFT 10
  651. #define RT5640_G_DAC_R1_OM_R_MASK (0x7 << 7)
  652. #define RT5640_G_DAC_R1_OM_R_SFT 7
  653. /* Output Right Mixer Control 3 (0x52) */
  654. #define RT5640_M_SM_L_OM_R (0x1 << 8)
  655. #define RT5640_M_SM_L_OM_R_SFT 8
  656. #define RT5640_M_BST4_OM_R (0x1 << 7)
  657. #define RT5640_M_BST4_OM_R_SFT 7
  658. #define RT5640_M_BST2_OM_R (0x1 << 6)
  659. #define RT5640_M_BST2_OM_R_SFT 6
  660. #define RT5640_M_BST1_OM_R (0x1 << 5)
  661. #define RT5640_M_BST1_OM_R_SFT 5
  662. #define RT5640_M_IN_R_OM_R (0x1 << 4)
  663. #define RT5640_M_IN_R_OM_R_SFT 4
  664. #define RT5640_M_RM_R_OM_R (0x1 << 3)
  665. #define RT5640_M_RM_R_OM_R_SFT 3
  666. #define RT5640_M_DAC_L2_OM_R (0x1 << 2)
  667. #define RT5640_M_DAC_L2_OM_R_SFT 2
  668. #define RT5640_M_DAC_R2_OM_R (0x1 << 1)
  669. #define RT5640_M_DAC_R2_OM_R_SFT 1
  670. #define RT5640_M_DAC_R1_OM_R (0x1)
  671. #define RT5640_M_DAC_R1_OM_R_SFT 0
  672. /* LOUT Mixer Control (0x53) */
  673. #define RT5640_M_DAC_L1_LM (0x1 << 15)
  674. #define RT5640_M_DAC_L1_LM_SFT 15
  675. #define RT5640_M_DAC_R1_LM (0x1 << 14)
  676. #define RT5640_M_DAC_R1_LM_SFT 14
  677. #define RT5640_M_OV_L_LM (0x1 << 13)
  678. #define RT5640_M_OV_L_LM_SFT 13
  679. #define RT5640_M_OV_R_LM (0x1 << 12)
  680. #define RT5640_M_OV_R_LM_SFT 12
  681. #define RT5640_G_LOUTMIX_MASK (0x1 << 11)
  682. #define RT5640_G_LOUTMIX_SFT 11
  683. /* Power Management for Digital 1 (0x61) */
  684. #define RT5640_PWR_I2S1 (0x1 << 15)
  685. #define RT5640_PWR_I2S1_BIT 15
  686. #define RT5640_PWR_I2S2 (0x1 << 14)
  687. #define RT5640_PWR_I2S2_BIT 14
  688. #define RT5640_PWR_DAC_L1 (0x1 << 12)
  689. #define RT5640_PWR_DAC_L1_BIT 12
  690. #define RT5640_PWR_DAC_R1 (0x1 << 11)
  691. #define RT5640_PWR_DAC_R1_BIT 11
  692. #define RT5640_PWR_DAC_L2 (0x1 << 7)
  693. #define RT5640_PWR_DAC_L2_BIT 7
  694. #define RT5640_PWR_DAC_R2 (0x1 << 6)
  695. #define RT5640_PWR_DAC_R2_BIT 6
  696. #define RT5640_PWR_ADC_L (0x1 << 2)
  697. #define RT5640_PWR_ADC_L_BIT 2
  698. #define RT5640_PWR_ADC_R (0x1 << 1)
  699. #define RT5640_PWR_ADC_R_BIT 1
  700. #define RT5640_PWR_CLS_D (0x1)
  701. #define RT5640_PWR_CLS_D_BIT 0
  702. /* Power Management for Digital 2 (0x62) */
  703. #define RT5640_PWR_ADC_SF (0x1 << 15)
  704. #define RT5640_PWR_ADC_SF_BIT 15
  705. #define RT5640_PWR_ADC_MF_L (0x1 << 14)
  706. #define RT5640_PWR_ADC_MF_L_BIT 14
  707. #define RT5640_PWR_ADC_MF_R (0x1 << 13)
  708. #define RT5640_PWR_ADC_MF_R_BIT 13
  709. #define RT5640_PWR_I2S_DSP (0x1 << 12)
  710. #define RT5640_PWR_I2S_DSP_BIT 12
  711. /* Power Management for Analog 1 (0x63) */
  712. #define RT5640_PWR_VREF1 (0x1 << 15)
  713. #define RT5640_PWR_VREF1_BIT 15
  714. #define RT5640_PWR_FV1 (0x1 << 14)
  715. #define RT5640_PWR_FV1_BIT 14
  716. #define RT5640_PWR_MB (0x1 << 13)
  717. #define RT5640_PWR_MB_BIT 13
  718. #define RT5640_PWR_LM (0x1 << 12)
  719. #define RT5640_PWR_LM_BIT 12
  720. #define RT5640_PWR_BG (0x1 << 11)
  721. #define RT5640_PWR_BG_BIT 11
  722. #define RT5640_PWR_MM (0x1 << 10)
  723. #define RT5640_PWR_MM_BIT 10
  724. #define RT5640_PWR_MA (0x1 << 8)
  725. #define RT5640_PWR_MA_BIT 8
  726. #define RT5640_PWR_HP_L (0x1 << 7)
  727. #define RT5640_PWR_HP_L_BIT 7
  728. #define RT5640_PWR_HP_R (0x1 << 6)
  729. #define RT5640_PWR_HP_R_BIT 6
  730. #define RT5640_PWR_HA (0x1 << 5)
  731. #define RT5640_PWR_HA_BIT 5
  732. #define RT5640_PWR_VREF2 (0x1 << 4)
  733. #define RT5640_PWR_VREF2_BIT 4
  734. #define RT5640_PWR_FV2 (0x1 << 3)
  735. #define RT5640_PWR_FV2_BIT 3
  736. #define RT5640_PWR_LDO2 (0x1 << 2)
  737. #define RT5640_PWR_LDO2_BIT 2
  738. /* Power Management for Analog 2 (0x64) */
  739. #define RT5640_PWR_BST1 (0x1 << 15)
  740. #define RT5640_PWR_BST1_BIT 15
  741. #define RT5640_PWR_BST2 (0x1 << 14)
  742. #define RT5640_PWR_BST2_BIT 14
  743. #define RT5640_PWR_BST3 (0x1 << 13)
  744. #define RT5640_PWR_BST3_BIT 13
  745. #define RT5640_PWR_BST4 (0x1 << 12)
  746. #define RT5640_PWR_BST4_BIT 12
  747. #define RT5640_PWR_MB1 (0x1 << 11)
  748. #define RT5640_PWR_MB1_BIT 11
  749. #define RT5640_PWR_PLL (0x1 << 9)
  750. #define RT5640_PWR_PLL_BIT 9
  751. /* Power Management for Mixer (0x65) */
  752. #define RT5640_PWR_OM_L (0x1 << 15)
  753. #define RT5640_PWR_OM_L_BIT 15
  754. #define RT5640_PWR_OM_R (0x1 << 14)
  755. #define RT5640_PWR_OM_R_BIT 14
  756. #define RT5640_PWR_SM_L (0x1 << 13)
  757. #define RT5640_PWR_SM_L_BIT 13
  758. #define RT5640_PWR_SM_R (0x1 << 12)
  759. #define RT5640_PWR_SM_R_BIT 12
  760. #define RT5640_PWR_RM_L (0x1 << 11)
  761. #define RT5640_PWR_RM_L_BIT 11
  762. #define RT5640_PWR_RM_R (0x1 << 10)
  763. #define RT5640_PWR_RM_R_BIT 10
  764. /* Power Management for Volume (0x66) */
  765. #define RT5640_PWR_SV_L (0x1 << 15)
  766. #define RT5640_PWR_SV_L_BIT 15
  767. #define RT5640_PWR_SV_R (0x1 << 14)
  768. #define RT5640_PWR_SV_R_BIT 14
  769. #define RT5640_PWR_OV_L (0x1 << 13)
  770. #define RT5640_PWR_OV_L_BIT 13
  771. #define RT5640_PWR_OV_R (0x1 << 12)
  772. #define RT5640_PWR_OV_R_BIT 12
  773. #define RT5640_PWR_HV_L (0x1 << 11)
  774. #define RT5640_PWR_HV_L_BIT 11
  775. #define RT5640_PWR_HV_R (0x1 << 10)
  776. #define RT5640_PWR_HV_R_BIT 10
  777. #define RT5640_PWR_IN_L (0x1 << 9)
  778. #define RT5640_PWR_IN_L_BIT 9
  779. #define RT5640_PWR_IN_R (0x1 << 8)
  780. #define RT5640_PWR_IN_R_BIT 8
  781. /* I2S1/2/3 Audio Serial Data Port Control (0x70 0x71 0x72) */
  782. #define RT5640_I2S_MS_MASK (0x1 << 15)
  783. #define RT5640_I2S_MS_SFT 15
  784. #define RT5640_I2S_MS_M (0x0 << 15)
  785. #define RT5640_I2S_MS_S (0x1 << 15)
  786. #define RT5640_I2S_IF_MASK (0x7 << 12)
  787. #define RT5640_I2S_IF_SFT 12
  788. #define RT5640_I2S_O_CP_MASK (0x3 << 10)
  789. #define RT5640_I2S_O_CP_SFT 10
  790. #define RT5640_I2S_O_CP_OFF (0x0 << 10)
  791. #define RT5640_I2S_O_CP_U_LAW (0x1 << 10)
  792. #define RT5640_I2S_O_CP_A_LAW (0x2 << 10)
  793. #define RT5640_I2S_I_CP_MASK (0x3 << 8)
  794. #define RT5640_I2S_I_CP_SFT 8
  795. #define RT5640_I2S_I_CP_OFF (0x0 << 8)
  796. #define RT5640_I2S_I_CP_U_LAW (0x1 << 8)
  797. #define RT5640_I2S_I_CP_A_LAW (0x2 << 8)
  798. #define RT5640_I2S_BP_MASK (0x1 << 7)
  799. #define RT5640_I2S_BP_SFT 7
  800. #define RT5640_I2S_BP_NOR (0x0 << 7)
  801. #define RT5640_I2S_BP_INV (0x1 << 7)
  802. #define RT5640_I2S_DL_MASK (0x3 << 2)
  803. #define RT5640_I2S_DL_SFT 2
  804. #define RT5640_I2S_DL_16 (0x0 << 2)
  805. #define RT5640_I2S_DL_20 (0x1 << 2)
  806. #define RT5640_I2S_DL_24 (0x2 << 2)
  807. #define RT5640_I2S_DL_8 (0x3 << 2)
  808. #define RT5640_I2S_DF_MASK (0x3)
  809. #define RT5640_I2S_DF_SFT 0
  810. #define RT5640_I2S_DF_I2S (0x0)
  811. #define RT5640_I2S_DF_LEFT (0x1)
  812. #define RT5640_I2S_DF_PCM_A (0x2)
  813. #define RT5640_I2S_DF_PCM_B (0x3)
  814. /* I2S2 Audio Serial Data Port Control (0x71) */
  815. #define RT5640_I2S2_SDI_MASK (0x1 << 6)
  816. #define RT5640_I2S2_SDI_SFT 6
  817. #define RT5640_I2S2_SDI_I2S1 (0x0 << 6)
  818. #define RT5640_I2S2_SDI_I2S2 (0x1 << 6)
  819. /* ADC/DAC Clock Control 1 (0x73) */
  820. #define RT5640_I2S_BCLK_MS1_MASK (0x1 << 15)
  821. #define RT5640_I2S_BCLK_MS1_SFT 15
  822. #define RT5640_I2S_BCLK_MS1_32 (0x0 << 15)
  823. #define RT5640_I2S_BCLK_MS1_64 (0x1 << 15)
  824. #define RT5640_I2S_PD1_MASK (0x7 << 12)
  825. #define RT5640_I2S_PD1_SFT 12
  826. #define RT5640_I2S_PD1_1 (0x0 << 12)
  827. #define RT5640_I2S_PD1_2 (0x1 << 12)
  828. #define RT5640_I2S_PD1_3 (0x2 << 12)
  829. #define RT5640_I2S_PD1_4 (0x3 << 12)
  830. #define RT5640_I2S_PD1_6 (0x4 << 12)
  831. #define RT5640_I2S_PD1_8 (0x5 << 12)
  832. #define RT5640_I2S_PD1_12 (0x6 << 12)
  833. #define RT5640_I2S_PD1_16 (0x7 << 12)
  834. #define RT5640_I2S_BCLK_MS2_MASK (0x1 << 11)
  835. #define RT5640_I2S_BCLK_MS2_SFT 11
  836. #define RT5640_I2S_BCLK_MS2_32 (0x0 << 11)
  837. #define RT5640_I2S_BCLK_MS2_64 (0x1 << 11)
  838. #define RT5640_I2S_PD2_MASK (0x7 << 8)
  839. #define RT5640_I2S_PD2_SFT 8
  840. #define RT5640_I2S_PD2_1 (0x0 << 8)
  841. #define RT5640_I2S_PD2_2 (0x1 << 8)
  842. #define RT5640_I2S_PD2_3 (0x2 << 8)
  843. #define RT5640_I2S_PD2_4 (0x3 << 8)
  844. #define RT5640_I2S_PD2_6 (0x4 << 8)
  845. #define RT5640_I2S_PD2_8 (0x5 << 8)
  846. #define RT5640_I2S_PD2_12 (0x6 << 8)
  847. #define RT5640_I2S_PD2_16 (0x7 << 8)
  848. #define RT5640_I2S_BCLK_MS3_MASK (0x1 << 7)
  849. #define RT5640_I2S_BCLK_MS3_SFT 7
  850. #define RT5640_I2S_BCLK_MS3_32 (0x0 << 7)
  851. #define RT5640_I2S_BCLK_MS3_64 (0x1 << 7)
  852. #define RT5640_I2S_PD3_MASK (0x7 << 4)
  853. #define RT5640_I2S_PD3_SFT 4
  854. #define RT5640_I2S_PD3_1 (0x0 << 4)
  855. #define RT5640_I2S_PD3_2 (0x1 << 4)
  856. #define RT5640_I2S_PD3_3 (0x2 << 4)
  857. #define RT5640_I2S_PD3_4 (0x3 << 4)
  858. #define RT5640_I2S_PD3_6 (0x4 << 4)
  859. #define RT5640_I2S_PD3_8 (0x5 << 4)
  860. #define RT5640_I2S_PD3_12 (0x6 << 4)
  861. #define RT5640_I2S_PD3_16 (0x7 << 4)
  862. #define RT5640_DAC_OSR_MASK (0x3 << 2)
  863. #define RT5640_DAC_OSR_SFT 2
  864. #define RT5640_DAC_OSR_128 (0x0 << 2)
  865. #define RT5640_DAC_OSR_64 (0x1 << 2)
  866. #define RT5640_DAC_OSR_32 (0x2 << 2)
  867. #define RT5640_DAC_OSR_16 (0x3 << 2)
  868. #define RT5640_ADC_OSR_MASK (0x3)
  869. #define RT5640_ADC_OSR_SFT 0
  870. #define RT5640_ADC_OSR_128 (0x0)
  871. #define RT5640_ADC_OSR_64 (0x1)
  872. #define RT5640_ADC_OSR_32 (0x2)
  873. #define RT5640_ADC_OSR_16 (0x3)
  874. /* ADC/DAC Clock Control 2 (0x74) */
  875. #define RT5640_DAC_L_OSR_MASK (0x3 << 14)
  876. #define RT5640_DAC_L_OSR_SFT 14
  877. #define RT5640_DAC_L_OSR_128 (0x0 << 14)
  878. #define RT5640_DAC_L_OSR_64 (0x1 << 14)
  879. #define RT5640_DAC_L_OSR_32 (0x2 << 14)
  880. #define RT5640_DAC_L_OSR_16 (0x3 << 14)
  881. #define RT5640_ADC_R_OSR_MASK (0x3 << 12)
  882. #define RT5640_ADC_R_OSR_SFT 12
  883. #define RT5640_ADC_R_OSR_128 (0x0 << 12)
  884. #define RT5640_ADC_R_OSR_64 (0x1 << 12)
  885. #define RT5640_ADC_R_OSR_32 (0x2 << 12)
  886. #define RT5640_ADC_R_OSR_16 (0x3 << 12)
  887. #define RT5640_DAHPF_EN (0x1 << 11)
  888. #define RT5640_DAHPF_EN_SFT 11
  889. #define RT5640_ADHPF_EN (0x1 << 10)
  890. #define RT5640_ADHPF_EN_SFT 10
  891. /* Digital Microphone Control (0x75) */
  892. #define RT5640_DMIC_1_EN_MASK (0x1 << 15)
  893. #define RT5640_DMIC_1_EN_SFT 15
  894. #define RT5640_DMIC_1_DIS (0x0 << 15)
  895. #define RT5640_DMIC_1_EN (0x1 << 15)
  896. #define RT5640_DMIC_2_EN_MASK (0x1 << 14)
  897. #define RT5640_DMIC_2_EN_SFT 14
  898. #define RT5640_DMIC_2_DIS (0x0 << 14)
  899. #define RT5640_DMIC_2_EN (0x1 << 14)
  900. #define RT5640_DMIC_1L_LH_MASK (0x1 << 13)
  901. #define RT5640_DMIC_1L_LH_SFT 13
  902. #define RT5640_DMIC_1L_LH_FALLING (0x0 << 13)
  903. #define RT5640_DMIC_1L_LH_RISING (0x1 << 13)
  904. #define RT5640_DMIC_1R_LH_MASK (0x1 << 12)
  905. #define RT5640_DMIC_1R_LH_SFT 12
  906. #define RT5640_DMIC_1R_LH_FALLING (0x0 << 12)
  907. #define RT5640_DMIC_1R_LH_RISING (0x1 << 12)
  908. #define RT5640_DMIC_1_DP_MASK (0x1 << 11)
  909. #define RT5640_DMIC_1_DP_SFT 11
  910. #define RT5640_DMIC_1_DP_GPIO3 (0x0 << 11)
  911. #define RT5640_DMIC_1_DP_IN1P (0x1 << 11)
  912. #define RT5640_DMIC_2_DP_MASK (0x1 << 10)
  913. #define RT5640_DMIC_2_DP_SFT 10
  914. #define RT5640_DMIC_2_DP_GPIO4 (0x0 << 10)
  915. #define RT5640_DMIC_2_DP_IN1N (0x1 << 10)
  916. #define RT5640_DMIC_2L_LH_MASK (0x1 << 9)
  917. #define RT5640_DMIC_2L_LH_SFT 9
  918. #define RT5640_DMIC_2L_LH_FALLING (0x0 << 9)
  919. #define RT5640_DMIC_2L_LH_RISING (0x1 << 9)
  920. #define RT5640_DMIC_2R_LH_MASK (0x1 << 8)
  921. #define RT5640_DMIC_2R_LH_SFT 8
  922. #define RT5640_DMIC_2R_LH_FALLING (0x0 << 8)
  923. #define RT5640_DMIC_2R_LH_RISING (0x1 << 8)
  924. #define RT5640_DMIC_CLK_MASK (0x7 << 5)
  925. #define RT5640_DMIC_CLK_SFT 5
  926. /* Global Clock Control (0x80) */
  927. #define RT5640_SCLK_SRC_MASK (0x3 << 14)
  928. #define RT5640_SCLK_SRC_SFT 14
  929. #define RT5640_SCLK_SRC_MCLK (0x0 << 14)
  930. #define RT5640_SCLK_SRC_PLL1 (0x1 << 14)
  931. #define RT5640_SCLK_SRC_RCCLK (0x2 << 14)
  932. #define RT5640_PLL1_SRC_MASK (0x3 << 12)
  933. #define RT5640_PLL1_SRC_SFT 12
  934. #define RT5640_PLL1_SRC_MCLK (0x0 << 12)
  935. #define RT5640_PLL1_SRC_BCLK1 (0x1 << 12)
  936. #define RT5640_PLL1_SRC_BCLK2 (0x2 << 12)
  937. #define RT5640_PLL1_SRC_BCLK3 (0x3 << 12)
  938. #define RT5640_PLL1_PD_MASK (0x1 << 3)
  939. #define RT5640_PLL1_PD_SFT 3
  940. #define RT5640_PLL1_PD_1 (0x0 << 3)
  941. #define RT5640_PLL1_PD_2 (0x1 << 3)
  942. #define RT5640_PLL_INP_MAX 40000000
  943. #define RT5640_PLL_INP_MIN 256000
  944. /* PLL M/N/K Code Control 1 (0x81) */
  945. #define RT5640_PLL_N_MAX 0x1ff
  946. #define RT5640_PLL_N_MASK (RT5640_PLL_N_MAX << 7)
  947. #define RT5640_PLL_N_SFT 7
  948. #define RT5640_PLL_K_MAX 0x1f
  949. #define RT5640_PLL_K_MASK (RT5640_PLL_K_MAX)
  950. #define RT5640_PLL_K_SFT 0
  951. /* PLL M/N/K Code Control 2 (0x82) */
  952. #define RT5640_PLL_M_MAX 0xf
  953. #define RT5640_PLL_M_MASK (RT5640_PLL_M_MAX << 12)
  954. #define RT5640_PLL_M_SFT 12
  955. #define RT5640_PLL_M_BP (0x1 << 11)
  956. #define RT5640_PLL_M_BP_SFT 11
  957. /* ASRC Control 1 (0x83) */
  958. #define RT5640_STO_T_MASK (0x1 << 15)
  959. #define RT5640_STO_T_SFT 15
  960. #define RT5640_STO_T_SCLK (0x0 << 15)
  961. #define RT5640_STO_T_LRCK1 (0x1 << 15)
  962. #define RT5640_M1_T_MASK (0x1 << 14)
  963. #define RT5640_M1_T_SFT 14
  964. #define RT5640_M1_T_I2S2 (0x0 << 14)
  965. #define RT5640_M1_T_I2S2_D3 (0x1 << 14)
  966. #define RT5640_I2S2_F_MASK (0x1 << 12)
  967. #define RT5640_I2S2_F_SFT 12
  968. #define RT5640_I2S2_F_I2S2_D2 (0x0 << 12)
  969. #define RT5640_I2S2_F_I2S1_TCLK (0x1 << 12)
  970. #define RT5640_DMIC_1_M_MASK (0x1 << 9)
  971. #define RT5640_DMIC_1_M_SFT 9
  972. #define RT5640_DMIC_1_M_NOR (0x0 << 9)
  973. #define RT5640_DMIC_1_M_ASYN (0x1 << 9)
  974. #define RT5640_DMIC_2_M_MASK (0x1 << 8)
  975. #define RT5640_DMIC_2_M_SFT 8
  976. #define RT5640_DMIC_2_M_NOR (0x0 << 8)
  977. #define RT5640_DMIC_2_M_ASYN (0x1 << 8)
  978. /* ASRC clock source selection (0x84) */
  979. #define RT5640_CLK_SEL_SYS (0x0)
  980. #define RT5640_CLK_SEL_ASRC (0x1)
  981. /* ASRC Control 2 (0x84) */
  982. #define RT5640_MDA_L_M_MASK (0x1 << 15)
  983. #define RT5640_MDA_L_M_SFT 15
  984. #define RT5640_MDA_L_M_NOR (0x0 << 15)
  985. #define RT5640_MDA_L_M_ASYN (0x1 << 15)
  986. #define RT5640_MDA_R_M_MASK (0x1 << 14)
  987. #define RT5640_MDA_R_M_SFT 14
  988. #define RT5640_MDA_R_M_NOR (0x0 << 14)
  989. #define RT5640_MDA_R_M_ASYN (0x1 << 14)
  990. #define RT5640_MAD_L_M_MASK (0x1 << 13)
  991. #define RT5640_MAD_L_M_SFT 13
  992. #define RT5640_MAD_L_M_NOR (0x0 << 13)
  993. #define RT5640_MAD_L_M_ASYN (0x1 << 13)
  994. #define RT5640_MAD_R_M_MASK (0x1 << 12)
  995. #define RT5640_MAD_R_M_SFT 12
  996. #define RT5640_MAD_R_M_NOR (0x0 << 12)
  997. #define RT5640_MAD_R_M_ASYN (0x1 << 12)
  998. #define RT5640_ADC_M_MASK (0x1 << 11)
  999. #define RT5640_ADC_M_SFT 11
  1000. #define RT5640_ADC_M_NOR (0x0 << 11)
  1001. #define RT5640_ADC_M_ASYN (0x1 << 11)
  1002. #define RT5640_STO_DAC_M_MASK (0x1 << 5)
  1003. #define RT5640_STO_DAC_M_SFT 5
  1004. #define RT5640_STO_DAC_M_NOR (0x0 << 5)
  1005. #define RT5640_STO_DAC_M_ASYN (0x1 << 5)
  1006. #define RT5640_I2S1_R_D_MASK (0x1 << 4)
  1007. #define RT5640_I2S1_R_D_SFT 4
  1008. #define RT5640_I2S1_R_D_DIS (0x0 << 4)
  1009. #define RT5640_I2S1_R_D_EN (0x1 << 4)
  1010. #define RT5640_I2S2_R_D_MASK (0x1 << 3)
  1011. #define RT5640_I2S2_R_D_SFT 3
  1012. #define RT5640_I2S2_R_D_DIS (0x0 << 3)
  1013. #define RT5640_I2S2_R_D_EN (0x1 << 3)
  1014. #define RT5640_PRE_SCLK_MASK (0x3)
  1015. #define RT5640_PRE_SCLK_SFT 0
  1016. #define RT5640_PRE_SCLK_512 (0x0)
  1017. #define RT5640_PRE_SCLK_1024 (0x1)
  1018. #define RT5640_PRE_SCLK_2048 (0x2)
  1019. /* ASRC Control 3 (0x85) */
  1020. #define RT5640_I2S1_RATE_MASK (0xf << 12)
  1021. #define RT5640_I2S1_RATE_SFT 12
  1022. #define RT5640_I2S2_RATE_MASK (0xf << 8)
  1023. #define RT5640_I2S2_RATE_SFT 8
  1024. /* ASRC Control 4 (0x89) */
  1025. #define RT5640_I2S1_PD_MASK (0x7 << 12)
  1026. #define RT5640_I2S1_PD_SFT 12
  1027. #define RT5640_I2S2_PD_MASK (0x7 << 8)
  1028. #define RT5640_I2S2_PD_SFT 8
  1029. /* HPOUT Over Current Detection (0x8b) */
  1030. #define RT5640_HP_OVCD_MASK (0x1 << 10)
  1031. #define RT5640_HP_OVCD_SFT 10
  1032. #define RT5640_HP_OVCD_DIS (0x0 << 10)
  1033. #define RT5640_HP_OVCD_EN (0x1 << 10)
  1034. #define RT5640_HP_OC_TH_MASK (0x3 << 8)
  1035. #define RT5640_HP_OC_TH_SFT 8
  1036. #define RT5640_HP_OC_TH_90 (0x0 << 8)
  1037. #define RT5640_HP_OC_TH_105 (0x1 << 8)
  1038. #define RT5640_HP_OC_TH_120 (0x2 << 8)
  1039. #define RT5640_HP_OC_TH_135 (0x3 << 8)
  1040. /* Class D Over Current Control (0x8c) */
  1041. #define RT5640_CLSD_OC_MASK (0x1 << 9)
  1042. #define RT5640_CLSD_OC_SFT 9
  1043. #define RT5640_CLSD_OC_PU (0x0 << 9)
  1044. #define RT5640_CLSD_OC_PD (0x1 << 9)
  1045. #define RT5640_AUTO_PD_MASK (0x1 << 8)
  1046. #define RT5640_AUTO_PD_SFT 8
  1047. #define RT5640_AUTO_PD_DIS (0x0 << 8)
  1048. #define RT5640_AUTO_PD_EN (0x1 << 8)
  1049. #define RT5640_CLSD_OC_TH_MASK (0x3f)
  1050. #define RT5640_CLSD_OC_TH_SFT 0
  1051. /* Class D Output Control (0x8d) */
  1052. #define RT5640_CLSD_RATIO_MASK (0xf << 12)
  1053. #define RT5640_CLSD_RATIO_SFT 12
  1054. #define RT5640_CLSD_OM_MASK (0x1 << 11)
  1055. #define RT5640_CLSD_OM_SFT 11
  1056. #define RT5640_CLSD_OM_MONO (0x0 << 11)
  1057. #define RT5640_CLSD_OM_STO (0x1 << 11)
  1058. #define RT5640_CLSD_SCH_MASK (0x1 << 10)
  1059. #define RT5640_CLSD_SCH_SFT 10
  1060. #define RT5640_CLSD_SCH_L (0x0 << 10)
  1061. #define RT5640_CLSD_SCH_S (0x1 << 10)
  1062. /* Depop Mode Control 1 (0x8e) */
  1063. #define RT5640_SMT_TRIG_MASK (0x1 << 15)
  1064. #define RT5640_SMT_TRIG_SFT 15
  1065. #define RT5640_SMT_TRIG_DIS (0x0 << 15)
  1066. #define RT5640_SMT_TRIG_EN (0x1 << 15)
  1067. #define RT5640_HP_L_SMT_MASK (0x1 << 9)
  1068. #define RT5640_HP_L_SMT_SFT 9
  1069. #define RT5640_HP_L_SMT_DIS (0x0 << 9)
  1070. #define RT5640_HP_L_SMT_EN (0x1 << 9)
  1071. #define RT5640_HP_R_SMT_MASK (0x1 << 8)
  1072. #define RT5640_HP_R_SMT_SFT 8
  1073. #define RT5640_HP_R_SMT_DIS (0x0 << 8)
  1074. #define RT5640_HP_R_SMT_EN (0x1 << 8)
  1075. #define RT5640_HP_CD_PD_MASK (0x1 << 7)
  1076. #define RT5640_HP_CD_PD_SFT 7
  1077. #define RT5640_HP_CD_PD_DIS (0x0 << 7)
  1078. #define RT5640_HP_CD_PD_EN (0x1 << 7)
  1079. #define RT5640_RSTN_MASK (0x1 << 6)
  1080. #define RT5640_RSTN_SFT 6
  1081. #define RT5640_RSTN_DIS (0x0 << 6)
  1082. #define RT5640_RSTN_EN (0x1 << 6)
  1083. #define RT5640_RSTP_MASK (0x1 << 5)
  1084. #define RT5640_RSTP_SFT 5
  1085. #define RT5640_RSTP_DIS (0x0 << 5)
  1086. #define RT5640_RSTP_EN (0x1 << 5)
  1087. #define RT5640_HP_CO_MASK (0x1 << 4)
  1088. #define RT5640_HP_CO_SFT 4
  1089. #define RT5640_HP_CO_DIS (0x0 << 4)
  1090. #define RT5640_HP_CO_EN (0x1 << 4)
  1091. #define RT5640_HP_CP_MASK (0x1 << 3)
  1092. #define RT5640_HP_CP_SFT 3
  1093. #define RT5640_HP_CP_PD (0x0 << 3)
  1094. #define RT5640_HP_CP_PU (0x1 << 3)
  1095. #define RT5640_HP_SG_MASK (0x1 << 2)
  1096. #define RT5640_HP_SG_SFT 2
  1097. #define RT5640_HP_SG_DIS (0x0 << 2)
  1098. #define RT5640_HP_SG_EN (0x1 << 2)
  1099. #define RT5640_HP_DP_MASK (0x1 << 1)
  1100. #define RT5640_HP_DP_SFT 1
  1101. #define RT5640_HP_DP_PD (0x0 << 1)
  1102. #define RT5640_HP_DP_PU (0x1 << 1)
  1103. #define RT5640_HP_CB_MASK (0x1)
  1104. #define RT5640_HP_CB_SFT 0
  1105. #define RT5640_HP_CB_PD (0x0)
  1106. #define RT5640_HP_CB_PU (0x1)
  1107. /* Depop Mode Control 2 (0x8f) */
  1108. #define RT5640_DEPOP_MASK (0x1 << 13)
  1109. #define RT5640_DEPOP_SFT 13
  1110. #define RT5640_DEPOP_AUTO (0x0 << 13)
  1111. #define RT5640_DEPOP_MAN (0x1 << 13)
  1112. #define RT5640_RAMP_MASK (0x1 << 12)
  1113. #define RT5640_RAMP_SFT 12
  1114. #define RT5640_RAMP_DIS (0x0 << 12)
  1115. #define RT5640_RAMP_EN (0x1 << 12)
  1116. #define RT5640_BPS_MASK (0x1 << 11)
  1117. #define RT5640_BPS_SFT 11
  1118. #define RT5640_BPS_DIS (0x0 << 11)
  1119. #define RT5640_BPS_EN (0x1 << 11)
  1120. #define RT5640_FAST_UPDN_MASK (0x1 << 10)
  1121. #define RT5640_FAST_UPDN_SFT 10
  1122. #define RT5640_FAST_UPDN_DIS (0x0 << 10)
  1123. #define RT5640_FAST_UPDN_EN (0x1 << 10)
  1124. #define RT5640_MRES_MASK (0x3 << 8)
  1125. #define RT5640_MRES_SFT 8
  1126. #define RT5640_MRES_15MO (0x0 << 8)
  1127. #define RT5640_MRES_25MO (0x1 << 8)
  1128. #define RT5640_MRES_35MO (0x2 << 8)
  1129. #define RT5640_MRES_45MO (0x3 << 8)
  1130. #define RT5640_VLO_MASK (0x1 << 7)
  1131. #define RT5640_VLO_SFT 7
  1132. #define RT5640_VLO_3V (0x0 << 7)
  1133. #define RT5640_VLO_32V (0x1 << 7)
  1134. #define RT5640_DIG_DP_MASK (0x1 << 6)
  1135. #define RT5640_DIG_DP_SFT 6
  1136. #define RT5640_DIG_DP_DIS (0x0 << 6)
  1137. #define RT5640_DIG_DP_EN (0x1 << 6)
  1138. #define RT5640_DP_TH_MASK (0x3 << 4)
  1139. #define RT5640_DP_TH_SFT 4
  1140. /* Depop Mode Control 3 (0x90) */
  1141. #define RT5640_CP_SYS_MASK (0x7 << 12)
  1142. #define RT5640_CP_SYS_SFT 12
  1143. #define RT5640_CP_FQ1_MASK (0x7 << 8)
  1144. #define RT5640_CP_FQ1_SFT 8
  1145. #define RT5640_CP_FQ2_MASK (0x7 << 4)
  1146. #define RT5640_CP_FQ2_SFT 4
  1147. #define RT5640_CP_FQ3_MASK (0x7)
  1148. #define RT5640_CP_FQ3_SFT 0
  1149. #define RT5640_CP_FQ_1_5_KHZ 0
  1150. #define RT5640_CP_FQ_3_KHZ 1
  1151. #define RT5640_CP_FQ_6_KHZ 2
  1152. #define RT5640_CP_FQ_12_KHZ 3
  1153. #define RT5640_CP_FQ_24_KHZ 4
  1154. #define RT5640_CP_FQ_48_KHZ 5
  1155. #define RT5640_CP_FQ_96_KHZ 6
  1156. #define RT5640_CP_FQ_192_KHZ 7
  1157. /* HPOUT charge pump (0x91) */
  1158. #define RT5640_OSW_L_MASK (0x1 << 11)
  1159. #define RT5640_OSW_L_SFT 11
  1160. #define RT5640_OSW_L_DIS (0x0 << 11)
  1161. #define RT5640_OSW_L_EN (0x1 << 11)
  1162. #define RT5640_OSW_R_MASK (0x1 << 10)
  1163. #define RT5640_OSW_R_SFT 10
  1164. #define RT5640_OSW_R_DIS (0x0 << 10)
  1165. #define RT5640_OSW_R_EN (0x1 << 10)
  1166. #define RT5640_PM_HP_MASK (0x3 << 8)
  1167. #define RT5640_PM_HP_SFT 8
  1168. #define RT5640_PM_HP_LV (0x0 << 8)
  1169. #define RT5640_PM_HP_MV (0x1 << 8)
  1170. #define RT5640_PM_HP_HV (0x2 << 8)
  1171. #define RT5640_IB_HP_MASK (0x3 << 6)
  1172. #define RT5640_IB_HP_SFT 6
  1173. #define RT5640_IB_HP_125IL (0x0 << 6)
  1174. #define RT5640_IB_HP_25IL (0x1 << 6)
  1175. #define RT5640_IB_HP_5IL (0x2 << 6)
  1176. #define RT5640_IB_HP_1IL (0x3 << 6)
  1177. /* PV detection and SPK gain control (0x92) */
  1178. #define RT5640_PVDD_DET_MASK (0x1 << 15)
  1179. #define RT5640_PVDD_DET_SFT 15
  1180. #define RT5640_PVDD_DET_DIS (0x0 << 15)
  1181. #define RT5640_PVDD_DET_EN (0x1 << 15)
  1182. #define RT5640_SPK_AG_MASK (0x1 << 14)
  1183. #define RT5640_SPK_AG_SFT 14
  1184. #define RT5640_SPK_AG_DIS (0x0 << 14)
  1185. #define RT5640_SPK_AG_EN (0x1 << 14)
  1186. /* Micbias Control (0x93) */
  1187. #define RT5640_MIC1_BS_MASK (0x1 << 15)
  1188. #define RT5640_MIC1_BS_SFT 15
  1189. #define RT5640_MIC1_BS_9AV (0x0 << 15)
  1190. #define RT5640_MIC1_BS_75AV (0x1 << 15)
  1191. #define RT5640_MIC2_BS_MASK (0x1 << 14)
  1192. #define RT5640_MIC2_BS_SFT 14
  1193. #define RT5640_MIC2_BS_9AV (0x0 << 14)
  1194. #define RT5640_MIC2_BS_75AV (0x1 << 14)
  1195. #define RT5640_MIC1_CLK_MASK (0x1 << 13)
  1196. #define RT5640_MIC1_CLK_SFT 13
  1197. #define RT5640_MIC1_CLK_DIS (0x0 << 13)
  1198. #define RT5640_MIC1_CLK_EN (0x1 << 13)
  1199. #define RT5640_MIC2_CLK_MASK (0x1 << 12)
  1200. #define RT5640_MIC2_CLK_SFT 12
  1201. #define RT5640_MIC2_CLK_DIS (0x0 << 12)
  1202. #define RT5640_MIC2_CLK_EN (0x1 << 12)
  1203. #define RT5640_MIC1_OVCD_MASK (0x1 << 11)
  1204. #define RT5640_MIC1_OVCD_SFT 11
  1205. #define RT5640_MIC1_OVCD_DIS (0x0 << 11)
  1206. #define RT5640_MIC1_OVCD_EN (0x1 << 11)
  1207. #define RT5640_MIC1_OVTH_MASK (0x3 << 9)
  1208. #define RT5640_MIC1_OVTH_SFT 9
  1209. #define RT5640_MIC1_OVTH_600UA (0x0 << 9)
  1210. #define RT5640_MIC1_OVTH_1500UA (0x1 << 9)
  1211. #define RT5640_MIC1_OVTH_2000UA (0x2 << 9)
  1212. #define RT5640_MIC2_OVCD_MASK (0x1 << 8)
  1213. #define RT5640_MIC2_OVCD_SFT 8
  1214. #define RT5640_MIC2_OVCD_DIS (0x0 << 8)
  1215. #define RT5640_MIC2_OVCD_EN (0x1 << 8)
  1216. #define RT5640_MIC2_OVTH_MASK (0x3 << 6)
  1217. #define RT5640_MIC2_OVTH_SFT 6
  1218. #define RT5640_MIC2_OVTH_600UA (0x0 << 6)
  1219. #define RT5640_MIC2_OVTH_1500UA (0x1 << 6)
  1220. #define RT5640_MIC2_OVTH_2000UA (0x2 << 6)
  1221. #define RT5640_PWR_MB_MASK (0x1 << 5)
  1222. #define RT5640_PWR_MB_SFT 5
  1223. #define RT5640_PWR_MB_PD (0x0 << 5)
  1224. #define RT5640_PWR_MB_PU (0x1 << 5)
  1225. #define RT5640_PWR_CLK25M_MASK (0x1 << 4)
  1226. #define RT5640_PWR_CLK25M_SFT 4
  1227. #define RT5640_PWR_CLK25M_PD (0x0 << 4)
  1228. #define RT5640_PWR_CLK25M_PU (0x1 << 4)
  1229. /* EQ Control 1 (0xb0) */
  1230. #define RT5640_EQ_SRC_MASK (0x1 << 15)
  1231. #define RT5640_EQ_SRC_SFT 15
  1232. #define RT5640_EQ_SRC_DAC (0x0 << 15)
  1233. #define RT5640_EQ_SRC_ADC (0x1 << 15)
  1234. #define RT5640_EQ_UPD (0x1 << 14)
  1235. #define RT5640_EQ_UPD_BIT 14
  1236. #define RT5640_EQ_CD_MASK (0x1 << 13)
  1237. #define RT5640_EQ_CD_SFT 13
  1238. #define RT5640_EQ_CD_DIS (0x0 << 13)
  1239. #define RT5640_EQ_CD_EN (0x1 << 13)
  1240. #define RT5640_EQ_DITH_MASK (0x3 << 8)
  1241. #define RT5640_EQ_DITH_SFT 8
  1242. #define RT5640_EQ_DITH_NOR (0x0 << 8)
  1243. #define RT5640_EQ_DITH_LSB (0x1 << 8)
  1244. #define RT5640_EQ_DITH_LSB_1 (0x2 << 8)
  1245. #define RT5640_EQ_DITH_LSB_2 (0x3 << 8)
  1246. /* EQ Control 2 (0xb1) */
  1247. #define RT5640_EQ_HPF1_M_MASK (0x1 << 8)
  1248. #define RT5640_EQ_HPF1_M_SFT 8
  1249. #define RT5640_EQ_HPF1_M_HI (0x0 << 8)
  1250. #define RT5640_EQ_HPF1_M_1ST (0x1 << 8)
  1251. #define RT5640_EQ_LPF1_M_MASK (0x1 << 7)
  1252. #define RT5640_EQ_LPF1_M_SFT 7
  1253. #define RT5640_EQ_LPF1_M_LO (0x0 << 7)
  1254. #define RT5640_EQ_LPF1_M_1ST (0x1 << 7)
  1255. #define RT5640_EQ_HPF2_MASK (0x1 << 6)
  1256. #define RT5640_EQ_HPF2_SFT 6
  1257. #define RT5640_EQ_HPF2_DIS (0x0 << 6)
  1258. #define RT5640_EQ_HPF2_EN (0x1 << 6)
  1259. #define RT5640_EQ_HPF1_MASK (0x1 << 5)
  1260. #define RT5640_EQ_HPF1_SFT 5
  1261. #define RT5640_EQ_HPF1_DIS (0x0 << 5)
  1262. #define RT5640_EQ_HPF1_EN (0x1 << 5)
  1263. #define RT5640_EQ_BPF4_MASK (0x1 << 4)
  1264. #define RT5640_EQ_BPF4_SFT 4
  1265. #define RT5640_EQ_BPF4_DIS (0x0 << 4)
  1266. #define RT5640_EQ_BPF4_EN (0x1 << 4)
  1267. #define RT5640_EQ_BPF3_MASK (0x1 << 3)
  1268. #define RT5640_EQ_BPF3_SFT 3
  1269. #define RT5640_EQ_BPF3_DIS (0x0 << 3)
  1270. #define RT5640_EQ_BPF3_EN (0x1 << 3)
  1271. #define RT5640_EQ_BPF2_MASK (0x1 << 2)
  1272. #define RT5640_EQ_BPF2_SFT 2
  1273. #define RT5640_EQ_BPF2_DIS (0x0 << 2)
  1274. #define RT5640_EQ_BPF2_EN (0x1 << 2)
  1275. #define RT5640_EQ_BPF1_MASK (0x1 << 1)
  1276. #define RT5640_EQ_BPF1_SFT 1
  1277. #define RT5640_EQ_BPF1_DIS (0x0 << 1)
  1278. #define RT5640_EQ_BPF1_EN (0x1 << 1)
  1279. #define RT5640_EQ_LPF_MASK (0x1)
  1280. #define RT5640_EQ_LPF_SFT 0
  1281. #define RT5640_EQ_LPF_DIS (0x0)
  1282. #define RT5640_EQ_LPF_EN (0x1)
  1283. /* Memory Test (0xb2) */
  1284. #define RT5640_MT_MASK (0x1 << 15)
  1285. #define RT5640_MT_SFT 15
  1286. #define RT5640_MT_DIS (0x0 << 15)
  1287. #define RT5640_MT_EN (0x1 << 15)
  1288. /* DRC/AGC Control 1 (0xb4) */
  1289. #define RT5640_DRC_AGC_P_MASK (0x1 << 15)
  1290. #define RT5640_DRC_AGC_P_SFT 15
  1291. #define RT5640_DRC_AGC_P_DAC (0x0 << 15)
  1292. #define RT5640_DRC_AGC_P_ADC (0x1 << 15)
  1293. #define RT5640_DRC_AGC_MASK (0x1 << 14)
  1294. #define RT5640_DRC_AGC_SFT 14
  1295. #define RT5640_DRC_AGC_DIS (0x0 << 14)
  1296. #define RT5640_DRC_AGC_EN (0x1 << 14)
  1297. #define RT5640_DRC_AGC_UPD (0x1 << 13)
  1298. #define RT5640_DRC_AGC_UPD_BIT 13
  1299. #define RT5640_DRC_AGC_AR_MASK (0x1f << 8)
  1300. #define RT5640_DRC_AGC_AR_SFT 8
  1301. #define RT5640_DRC_AGC_R_MASK (0x7 << 5)
  1302. #define RT5640_DRC_AGC_R_SFT 5
  1303. #define RT5640_DRC_AGC_R_48K (0x1 << 5)
  1304. #define RT5640_DRC_AGC_R_96K (0x2 << 5)
  1305. #define RT5640_DRC_AGC_R_192K (0x3 << 5)
  1306. #define RT5640_DRC_AGC_R_441K (0x5 << 5)
  1307. #define RT5640_DRC_AGC_R_882K (0x6 << 5)
  1308. #define RT5640_DRC_AGC_R_1764K (0x7 << 5)
  1309. #define RT5640_DRC_AGC_RC_MASK (0x1f)
  1310. #define RT5640_DRC_AGC_RC_SFT 0
  1311. /* DRC/AGC Control 2 (0xb5) */
  1312. #define RT5640_DRC_AGC_POB_MASK (0x3f << 8)
  1313. #define RT5640_DRC_AGC_POB_SFT 8
  1314. #define RT5640_DRC_AGC_CP_MASK (0x1 << 7)
  1315. #define RT5640_DRC_AGC_CP_SFT 7
  1316. #define RT5640_DRC_AGC_CP_DIS (0x0 << 7)
  1317. #define RT5640_DRC_AGC_CP_EN (0x1 << 7)
  1318. #define RT5640_DRC_AGC_CPR_MASK (0x3 << 5)
  1319. #define RT5640_DRC_AGC_CPR_SFT 5
  1320. #define RT5640_DRC_AGC_CPR_1_1 (0x0 << 5)
  1321. #define RT5640_DRC_AGC_CPR_1_2 (0x1 << 5)
  1322. #define RT5640_DRC_AGC_CPR_1_3 (0x2 << 5)
  1323. #define RT5640_DRC_AGC_CPR_1_4 (0x3 << 5)
  1324. #define RT5640_DRC_AGC_PRB_MASK (0x1f)
  1325. #define RT5640_DRC_AGC_PRB_SFT 0
  1326. /* DRC/AGC Control 3 (0xb6) */
  1327. #define RT5640_DRC_AGC_NGB_MASK (0xf << 12)
  1328. #define RT5640_DRC_AGC_NGB_SFT 12
  1329. #define RT5640_DRC_AGC_TAR_MASK (0x1f << 7)
  1330. #define RT5640_DRC_AGC_TAR_SFT 7
  1331. #define RT5640_DRC_AGC_NG_MASK (0x1 << 6)
  1332. #define RT5640_DRC_AGC_NG_SFT 6
  1333. #define RT5640_DRC_AGC_NG_DIS (0x0 << 6)
  1334. #define RT5640_DRC_AGC_NG_EN (0x1 << 6)
  1335. #define RT5640_DRC_AGC_NGH_MASK (0x1 << 5)
  1336. #define RT5640_DRC_AGC_NGH_SFT 5
  1337. #define RT5640_DRC_AGC_NGH_DIS (0x0 << 5)
  1338. #define RT5640_DRC_AGC_NGH_EN (0x1 << 5)
  1339. #define RT5640_DRC_AGC_NGT_MASK (0x1f)
  1340. #define RT5640_DRC_AGC_NGT_SFT 0
  1341. /* ANC Control 1 (0xb8) */
  1342. #define RT5640_ANC_M_MASK (0x1 << 15)
  1343. #define RT5640_ANC_M_SFT 15
  1344. #define RT5640_ANC_M_NOR (0x0 << 15)
  1345. #define RT5640_ANC_M_REV (0x1 << 15)
  1346. #define RT5640_ANC_MASK (0x1 << 14)
  1347. #define RT5640_ANC_SFT 14
  1348. #define RT5640_ANC_DIS (0x0 << 14)
  1349. #define RT5640_ANC_EN (0x1 << 14)
  1350. #define RT5640_ANC_MD_MASK (0x3 << 12)
  1351. #define RT5640_ANC_MD_SFT 12
  1352. #define RT5640_ANC_MD_DIS (0x0 << 12)
  1353. #define RT5640_ANC_MD_67MS (0x1 << 12)
  1354. #define RT5640_ANC_MD_267MS (0x2 << 12)
  1355. #define RT5640_ANC_MD_1067MS (0x3 << 12)
  1356. #define RT5640_ANC_SN_MASK (0x1 << 11)
  1357. #define RT5640_ANC_SN_SFT 11
  1358. #define RT5640_ANC_SN_DIS (0x0 << 11)
  1359. #define RT5640_ANC_SN_EN (0x1 << 11)
  1360. #define RT5640_ANC_CLK_MASK (0x1 << 10)
  1361. #define RT5640_ANC_CLK_SFT 10
  1362. #define RT5640_ANC_CLK_ANC (0x0 << 10)
  1363. #define RT5640_ANC_CLK_REG (0x1 << 10)
  1364. #define RT5640_ANC_ZCD_MASK (0x3 << 8)
  1365. #define RT5640_ANC_ZCD_SFT 8
  1366. #define RT5640_ANC_ZCD_DIS (0x0 << 8)
  1367. #define RT5640_ANC_ZCD_T1 (0x1 << 8)
  1368. #define RT5640_ANC_ZCD_T2 (0x2 << 8)
  1369. #define RT5640_ANC_ZCD_WT (0x3 << 8)
  1370. #define RT5640_ANC_CS_MASK (0x1 << 7)
  1371. #define RT5640_ANC_CS_SFT 7
  1372. #define RT5640_ANC_CS_DIS (0x0 << 7)
  1373. #define RT5640_ANC_CS_EN (0x1 << 7)
  1374. #define RT5640_ANC_SW_MASK (0x1 << 6)
  1375. #define RT5640_ANC_SW_SFT 6
  1376. #define RT5640_ANC_SW_NOR (0x0 << 6)
  1377. #define RT5640_ANC_SW_AUTO (0x1 << 6)
  1378. #define RT5640_ANC_CO_L_MASK (0x3f)
  1379. #define RT5640_ANC_CO_L_SFT 0
  1380. /* ANC Control 2 (0xb6) */
  1381. #define RT5640_ANC_FG_R_MASK (0xf << 12)
  1382. #define RT5640_ANC_FG_R_SFT 12
  1383. #define RT5640_ANC_FG_L_MASK (0xf << 8)
  1384. #define RT5640_ANC_FG_L_SFT 8
  1385. #define RT5640_ANC_CG_R_MASK (0xf << 4)
  1386. #define RT5640_ANC_CG_R_SFT 4
  1387. #define RT5640_ANC_CG_L_MASK (0xf)
  1388. #define RT5640_ANC_CG_L_SFT 0
  1389. /* ANC Control 3 (0xb6) */
  1390. #define RT5640_ANC_CD_MASK (0x1 << 6)
  1391. #define RT5640_ANC_CD_SFT 6
  1392. #define RT5640_ANC_CD_BOTH (0x0 << 6)
  1393. #define RT5640_ANC_CD_IND (0x1 << 6)
  1394. #define RT5640_ANC_CO_R_MASK (0x3f)
  1395. #define RT5640_ANC_CO_R_SFT 0
  1396. /* Jack Detect Control (0xbb) */
  1397. #define RT5640_JD_MASK (0x7 << 13)
  1398. #define RT5640_JD_SFT 13
  1399. #define RT5640_JD_DIS (0x0 << 13)
  1400. #define RT5640_JD_GPIO1 (0x1 << 13)
  1401. #define RT5640_JD_JD1_IN4P (0x2 << 13)
  1402. #define RT5640_JD_JD2_IN4N (0x3 << 13)
  1403. #define RT5640_JD_GPIO2 (0x4 << 13)
  1404. #define RT5640_JD_GPIO3 (0x5 << 13)
  1405. #define RT5640_JD_GPIO4 (0x6 << 13)
  1406. #define RT5640_JD_HP_MASK (0x1 << 11)
  1407. #define RT5640_JD_HP_SFT 11
  1408. #define RT5640_JD_HP_DIS (0x0 << 11)
  1409. #define RT5640_JD_HP_EN (0x1 << 11)
  1410. #define RT5640_JD_HP_TRG_MASK (0x1 << 10)
  1411. #define RT5640_JD_HP_TRG_SFT 10
  1412. #define RT5640_JD_HP_TRG_LO (0x0 << 10)
  1413. #define RT5640_JD_HP_TRG_HI (0x1 << 10)
  1414. #define RT5640_JD_SPL_MASK (0x1 << 9)
  1415. #define RT5640_JD_SPL_SFT 9
  1416. #define RT5640_JD_SPL_DIS (0x0 << 9)
  1417. #define RT5640_JD_SPL_EN (0x1 << 9)
  1418. #define RT5640_JD_SPL_TRG_MASK (0x1 << 8)
  1419. #define RT5640_JD_SPL_TRG_SFT 8
  1420. #define RT5640_JD_SPL_TRG_LO (0x0 << 8)
  1421. #define RT5640_JD_SPL_TRG_HI (0x1 << 8)
  1422. #define RT5640_JD_SPR_MASK (0x1 << 7)
  1423. #define RT5640_JD_SPR_SFT 7
  1424. #define RT5640_JD_SPR_DIS (0x0 << 7)
  1425. #define RT5640_JD_SPR_EN (0x1 << 7)
  1426. #define RT5640_JD_SPR_TRG_MASK (0x1 << 6)
  1427. #define RT5640_JD_SPR_TRG_SFT 6
  1428. #define RT5640_JD_SPR_TRG_LO (0x0 << 6)
  1429. #define RT5640_JD_SPR_TRG_HI (0x1 << 6)
  1430. #define RT5640_JD_MO_MASK (0x1 << 5)
  1431. #define RT5640_JD_MO_SFT 5
  1432. #define RT5640_JD_MO_DIS (0x0 << 5)
  1433. #define RT5640_JD_MO_EN (0x1 << 5)
  1434. #define RT5640_JD_MO_TRG_MASK (0x1 << 4)
  1435. #define RT5640_JD_MO_TRG_SFT 4
  1436. #define RT5640_JD_MO_TRG_LO (0x0 << 4)
  1437. #define RT5640_JD_MO_TRG_HI (0x1 << 4)
  1438. #define RT5640_JD_LO_MASK (0x1 << 3)
  1439. #define RT5640_JD_LO_SFT 3
  1440. #define RT5640_JD_LO_DIS (0x0 << 3)
  1441. #define RT5640_JD_LO_EN (0x1 << 3)
  1442. #define RT5640_JD_LO_TRG_MASK (0x1 << 2)
  1443. #define RT5640_JD_LO_TRG_SFT 2
  1444. #define RT5640_JD_LO_TRG_LO (0x0 << 2)
  1445. #define RT5640_JD_LO_TRG_HI (0x1 << 2)
  1446. #define RT5640_JD1_IN4P_MASK (0x1 << 1)
  1447. #define RT5640_JD1_IN4P_SFT 1
  1448. #define RT5640_JD1_IN4P_DIS (0x0 << 1)
  1449. #define RT5640_JD1_IN4P_EN (0x1 << 1)
  1450. #define RT5640_JD2_IN4N_MASK (0x1)
  1451. #define RT5640_JD2_IN4N_SFT 0
  1452. #define RT5640_JD2_IN4N_DIS (0x0)
  1453. #define RT5640_JD2_IN4N_EN (0x1)
  1454. /* Jack detect for ANC (0xbc) */
  1455. #define RT5640_ANC_DET_MASK (0x3 << 4)
  1456. #define RT5640_ANC_DET_SFT 4
  1457. #define RT5640_ANC_DET_DIS (0x0 << 4)
  1458. #define RT5640_ANC_DET_MB1 (0x1 << 4)
  1459. #define RT5640_ANC_DET_MB2 (0x2 << 4)
  1460. #define RT5640_ANC_DET_JD (0x3 << 4)
  1461. #define RT5640_AD_TRG_MASK (0x1 << 3)
  1462. #define RT5640_AD_TRG_SFT 3
  1463. #define RT5640_AD_TRG_LO (0x0 << 3)
  1464. #define RT5640_AD_TRG_HI (0x1 << 3)
  1465. #define RT5640_ANCM_DET_MASK (0x3 << 4)
  1466. #define RT5640_ANCM_DET_SFT 4
  1467. #define RT5640_ANCM_DET_DIS (0x0 << 4)
  1468. #define RT5640_ANCM_DET_MB1 (0x1 << 4)
  1469. #define RT5640_ANCM_DET_MB2 (0x2 << 4)
  1470. #define RT5640_ANCM_DET_JD (0x3 << 4)
  1471. #define RT5640_AMD_TRG_MASK (0x1 << 3)
  1472. #define RT5640_AMD_TRG_SFT 3
  1473. #define RT5640_AMD_TRG_LO (0x0 << 3)
  1474. #define RT5640_AMD_TRG_HI (0x1 << 3)
  1475. /* IRQ Control 1 (0xbd) */
  1476. #define RT5640_IRQ_JD_MASK (0x1 << 15)
  1477. #define RT5640_IRQ_JD_SFT 15
  1478. #define RT5640_IRQ_JD_BP (0x0 << 15)
  1479. #define RT5640_IRQ_JD_NOR (0x1 << 15)
  1480. #define RT5640_IRQ_OT_MASK (0x1 << 14)
  1481. #define RT5640_IRQ_OT_SFT 14
  1482. #define RT5640_IRQ_OT_BP (0x0 << 14)
  1483. #define RT5640_IRQ_OT_NOR (0x1 << 14)
  1484. #define RT5640_JD_STKY_MASK (0x1 << 13)
  1485. #define RT5640_JD_STKY_SFT 13
  1486. #define RT5640_JD_STKY_DIS (0x0 << 13)
  1487. #define RT5640_JD_STKY_EN (0x1 << 13)
  1488. #define RT5640_OT_STKY_MASK (0x1 << 12)
  1489. #define RT5640_OT_STKY_SFT 12
  1490. #define RT5640_OT_STKY_DIS (0x0 << 12)
  1491. #define RT5640_OT_STKY_EN (0x1 << 12)
  1492. #define RT5640_JD_P_MASK (0x1 << 11)
  1493. #define RT5640_JD_P_SFT 11
  1494. #define RT5640_JD_P_NOR (0x0 << 11)
  1495. #define RT5640_JD_P_INV (0x1 << 11)
  1496. #define RT5640_OT_P_MASK (0x1 << 10)
  1497. #define RT5640_OT_P_SFT 10
  1498. #define RT5640_OT_P_NOR (0x0 << 10)
  1499. #define RT5640_OT_P_INV (0x1 << 10)
  1500. /* IRQ Control 2 (0xbe) */
  1501. #define RT5640_IRQ_MB1_OC_MASK (0x1 << 15)
  1502. #define RT5640_IRQ_MB1_OC_SFT 15
  1503. #define RT5640_IRQ_MB1_OC_BP (0x0 << 15)
  1504. #define RT5640_IRQ_MB1_OC_NOR (0x1 << 15)
  1505. #define RT5640_IRQ_MB2_OC_MASK (0x1 << 14)
  1506. #define RT5640_IRQ_MB2_OC_SFT 14
  1507. #define RT5640_IRQ_MB2_OC_BP (0x0 << 14)
  1508. #define RT5640_IRQ_MB2_OC_NOR (0x1 << 14)
  1509. #define RT5640_MB1_OC_STKY_MASK (0x1 << 11)
  1510. #define RT5640_MB1_OC_STKY_SFT 11
  1511. #define RT5640_MB1_OC_STKY_DIS (0x0 << 11)
  1512. #define RT5640_MB1_OC_STKY_EN (0x1 << 11)
  1513. #define RT5640_MB2_OC_STKY_MASK (0x1 << 10)
  1514. #define RT5640_MB2_OC_STKY_SFT 10
  1515. #define RT5640_MB2_OC_STKY_DIS (0x0 << 10)
  1516. #define RT5640_MB2_OC_STKY_EN (0x1 << 10)
  1517. #define RT5640_MB1_OC_P_MASK (0x1 << 7)
  1518. #define RT5640_MB1_OC_P_SFT 7
  1519. #define RT5640_MB1_OC_P_NOR (0x0 << 7)
  1520. #define RT5640_MB1_OC_P_INV (0x1 << 7)
  1521. #define RT5640_MB2_OC_P_MASK (0x1 << 6)
  1522. #define RT5640_MB2_OC_P_SFT 6
  1523. #define RT5640_MB2_OC_P_NOR (0x0 << 6)
  1524. #define RT5640_MB2_OC_P_INV (0x1 << 6)
  1525. #define RT5640_MB1_OC_STATUS (0x1 << 3)
  1526. #define RT5640_MB1_OC_STATUS_SFT 3
  1527. #define RT5640_MB2_OC_STATUS (0x1 << 2)
  1528. #define RT5640_MB2_OC_STATUS_SFT 2
  1529. /* GPIO and Internal Status (0xbf) */
  1530. #define RT5640_GPIO1_STATUS (0x1 << 8)
  1531. #define RT5640_GPIO2_STATUS (0x1 << 7)
  1532. #define RT5640_JD_STATUS (0x1 << 4)
  1533. #define RT5640_OVT_STATUS (0x1 << 3)
  1534. #define RT5640_CLS_D_OVCD_STATUS (0x1 << 0)
  1535. /* GPIO Control 1 (0xc0) */
  1536. #define RT5640_GP1_PIN_MASK (0x1 << 15)
  1537. #define RT5640_GP1_PIN_SFT 15
  1538. #define RT5640_GP1_PIN_GPIO1 (0x0 << 15)
  1539. #define RT5640_GP1_PIN_IRQ (0x1 << 15)
  1540. #define RT5640_GP2_PIN_MASK (0x1 << 14)
  1541. #define RT5640_GP2_PIN_SFT 14
  1542. #define RT5640_GP2_PIN_GPIO2 (0x0 << 14)
  1543. #define RT5640_GP2_PIN_DMIC1_SCL (0x1 << 14)
  1544. #define RT5640_GP3_PIN_MASK (0x3 << 12)
  1545. #define RT5640_GP3_PIN_SFT 12
  1546. #define RT5640_GP3_PIN_GPIO3 (0x0 << 12)
  1547. #define RT5640_GP3_PIN_DMIC1_SDA (0x1 << 12)
  1548. #define RT5640_GP3_PIN_IRQ (0x2 << 12)
  1549. #define RT5640_GP4_PIN_MASK (0x1 << 11)
  1550. #define RT5640_GP4_PIN_SFT 11
  1551. #define RT5640_GP4_PIN_GPIO4 (0x0 << 11)
  1552. #define RT5640_GP4_PIN_DMIC2_SDA (0x1 << 11)
  1553. #define RT5640_DP_SIG_MASK (0x1 << 10)
  1554. #define RT5640_DP_SIG_SFT 10
  1555. #define RT5640_DP_SIG_TEST (0x0 << 10)
  1556. #define RT5640_DP_SIG_AP (0x1 << 10)
  1557. #define RT5640_GPIO_M_MASK (0x1 << 9)
  1558. #define RT5640_GPIO_M_SFT 9
  1559. #define RT5640_GPIO_M_FLT (0x0 << 9)
  1560. #define RT5640_GPIO_M_PH (0x1 << 9)
  1561. /* GPIO Control 3 (0xc2) */
  1562. #define RT5640_GP4_PF_MASK (0x1 << 11)
  1563. #define RT5640_GP4_PF_SFT 11
  1564. #define RT5640_GP4_PF_IN (0x0 << 11)
  1565. #define RT5640_GP4_PF_OUT (0x1 << 11)
  1566. #define RT5640_GP4_OUT_MASK (0x1 << 10)
  1567. #define RT5640_GP4_OUT_SFT 10
  1568. #define RT5640_GP4_OUT_LO (0x0 << 10)
  1569. #define RT5640_GP4_OUT_HI (0x1 << 10)
  1570. #define RT5640_GP4_P_MASK (0x1 << 9)
  1571. #define RT5640_GP4_P_SFT 9
  1572. #define RT5640_GP4_P_NOR (0x0 << 9)
  1573. #define RT5640_GP4_P_INV (0x1 << 9)
  1574. #define RT5640_GP3_PF_MASK (0x1 << 8)
  1575. #define RT5640_GP3_PF_SFT 8
  1576. #define RT5640_GP3_PF_IN (0x0 << 8)
  1577. #define RT5640_GP3_PF_OUT (0x1 << 8)
  1578. #define RT5640_GP3_OUT_MASK (0x1 << 7)
  1579. #define RT5640_GP3_OUT_SFT 7
  1580. #define RT5640_GP3_OUT_LO (0x0 << 7)
  1581. #define RT5640_GP3_OUT_HI (0x1 << 7)
  1582. #define RT5640_GP3_P_MASK (0x1 << 6)
  1583. #define RT5640_GP3_P_SFT 6
  1584. #define RT5640_GP3_P_NOR (0x0 << 6)
  1585. #define RT5640_GP3_P_INV (0x1 << 6)
  1586. #define RT5640_GP2_PF_MASK (0x1 << 5)
  1587. #define RT5640_GP2_PF_SFT 5
  1588. #define RT5640_GP2_PF_IN (0x0 << 5)
  1589. #define RT5640_GP2_PF_OUT (0x1 << 5)
  1590. #define RT5640_GP2_OUT_MASK (0x1 << 4)
  1591. #define RT5640_GP2_OUT_SFT 4
  1592. #define RT5640_GP2_OUT_LO (0x0 << 4)
  1593. #define RT5640_GP2_OUT_HI (0x1 << 4)
  1594. #define RT5640_GP2_P_MASK (0x1 << 3)
  1595. #define RT5640_GP2_P_SFT 3
  1596. #define RT5640_GP2_P_NOR (0x0 << 3)
  1597. #define RT5640_GP2_P_INV (0x1 << 3)
  1598. #define RT5640_GP1_PF_MASK (0x1 << 2)
  1599. #define RT5640_GP1_PF_SFT 2
  1600. #define RT5640_GP1_PF_IN (0x0 << 2)
  1601. #define RT5640_GP1_PF_OUT (0x1 << 2)
  1602. #define RT5640_GP1_OUT_MASK (0x1 << 1)
  1603. #define RT5640_GP1_OUT_SFT 1
  1604. #define RT5640_GP1_OUT_LO (0x0 << 1)
  1605. #define RT5640_GP1_OUT_HI (0x1 << 1)
  1606. #define RT5640_GP1_P_MASK (0x1)
  1607. #define RT5640_GP1_P_SFT 0
  1608. #define RT5640_GP1_P_NOR (0x0)
  1609. #define RT5640_GP1_P_INV (0x1)
  1610. /* FM34-500 Register Control 1 (0xc4) */
  1611. #define RT5640_DSP_ADD_SFT 0
  1612. /* FM34-500 Register Control 2 (0xc5) */
  1613. #define RT5640_DSP_DAT_SFT 0
  1614. /* FM34-500 Register Control 3 (0xc6) */
  1615. #define RT5640_DSP_BUSY_MASK (0x1 << 15)
  1616. #define RT5640_DSP_BUSY_BIT 15
  1617. #define RT5640_DSP_DS_MASK (0x1 << 14)
  1618. #define RT5640_DSP_DS_SFT 14
  1619. #define RT5640_DSP_DS_FM3010 (0x1 << 14)
  1620. #define RT5640_DSP_DS_TEMP (0x1 << 14)
  1621. #define RT5640_DSP_CLK_MASK (0x3 << 12)
  1622. #define RT5640_DSP_CLK_SFT 12
  1623. #define RT5640_DSP_CLK_384K (0x0 << 12)
  1624. #define RT5640_DSP_CLK_192K (0x1 << 12)
  1625. #define RT5640_DSP_CLK_96K (0x2 << 12)
  1626. #define RT5640_DSP_CLK_64K (0x3 << 12)
  1627. #define RT5640_DSP_PD_PIN_MASK (0x1 << 11)
  1628. #define RT5640_DSP_PD_PIN_SFT 11
  1629. #define RT5640_DSP_PD_PIN_LO (0x0 << 11)
  1630. #define RT5640_DSP_PD_PIN_HI (0x1 << 11)
  1631. #define RT5640_DSP_RST_PIN_MASK (0x1 << 10)
  1632. #define RT5640_DSP_RST_PIN_SFT 10
  1633. #define RT5640_DSP_RST_PIN_LO (0x0 << 10)
  1634. #define RT5640_DSP_RST_PIN_HI (0x1 << 10)
  1635. #define RT5640_DSP_R_EN (0x1 << 9)
  1636. #define RT5640_DSP_R_EN_BIT 9
  1637. #define RT5640_DSP_W_EN (0x1 << 8)
  1638. #define RT5640_DSP_W_EN_BIT 8
  1639. #define RT5640_DSP_CMD_MASK (0xff)
  1640. #define RT5640_DSP_CMD_SFT 0
  1641. #define RT5640_DSP_CMD_MW (0x3B) /* Memory Write */
  1642. #define RT5640_DSP_CMD_MR (0x37) /* Memory Read */
  1643. #define RT5640_DSP_CMD_RR (0x60) /* Register Read */
  1644. #define RT5640_DSP_CMD_RW (0x68) /* Register Write */
  1645. /* Programmable Register Array Control 1 (0xc8) */
  1646. #define RT5640_REG_SEQ_MASK (0xf << 12)
  1647. #define RT5640_REG_SEQ_SFT 12
  1648. #define RT5640_SEQ1_ST_MASK (0x1 << 11) /*RO*/
  1649. #define RT5640_SEQ1_ST_SFT 11
  1650. #define RT5640_SEQ1_ST_RUN (0x0 << 11)
  1651. #define RT5640_SEQ1_ST_FIN (0x1 << 11)
  1652. #define RT5640_SEQ2_ST_MASK (0x1 << 10) /*RO*/
  1653. #define RT5640_SEQ2_ST_SFT 10
  1654. #define RT5640_SEQ2_ST_RUN (0x0 << 10)
  1655. #define RT5640_SEQ2_ST_FIN (0x1 << 10)
  1656. #define RT5640_REG_LV_MASK (0x1 << 9)
  1657. #define RT5640_REG_LV_SFT 9
  1658. #define RT5640_REG_LV_MX (0x0 << 9)
  1659. #define RT5640_REG_LV_PR (0x1 << 9)
  1660. #define RT5640_SEQ_2_PT_MASK (0x1 << 8)
  1661. #define RT5640_SEQ_2_PT_BIT 8
  1662. #define RT5640_REG_IDX_MASK (0xff)
  1663. #define RT5640_REG_IDX_SFT 0
  1664. /* Programmable Register Array Control 2 (0xc9) */
  1665. #define RT5640_REG_DAT_MASK (0xffff)
  1666. #define RT5640_REG_DAT_SFT 0
  1667. /* Programmable Register Array Control 3 (0xca) */
  1668. #define RT5640_SEQ_DLY_MASK (0xff << 8)
  1669. #define RT5640_SEQ_DLY_SFT 8
  1670. #define RT5640_PROG_MASK (0x1 << 7)
  1671. #define RT5640_PROG_SFT 7
  1672. #define RT5640_PROG_DIS (0x0 << 7)
  1673. #define RT5640_PROG_EN (0x1 << 7)
  1674. #define RT5640_SEQ1_PT_RUN (0x1 << 6)
  1675. #define RT5640_SEQ1_PT_RUN_BIT 6
  1676. #define RT5640_SEQ2_PT_RUN (0x1 << 5)
  1677. #define RT5640_SEQ2_PT_RUN_BIT 5
  1678. /* Programmable Register Array Control 4 (0xcb) */
  1679. #define RT5640_SEQ1_START_MASK (0xf << 8)
  1680. #define RT5640_SEQ1_START_SFT 8
  1681. #define RT5640_SEQ1_END_MASK (0xf)
  1682. #define RT5640_SEQ1_END_SFT 0
  1683. /* Programmable Register Array Control 5 (0xcc) */
  1684. #define RT5640_SEQ2_START_MASK (0xf << 8)
  1685. #define RT5640_SEQ2_START_SFT 8
  1686. #define RT5640_SEQ2_END_MASK (0xf)
  1687. #define RT5640_SEQ2_END_SFT 0
  1688. /* Scramble Function (0xcd) */
  1689. #define RT5640_SCB_KEY_MASK (0xff)
  1690. #define RT5640_SCB_KEY_SFT 0
  1691. /* Scramble Control (0xce) */
  1692. #define RT5640_SCB_SWAP_MASK (0x1 << 15)
  1693. #define RT5640_SCB_SWAP_SFT 15
  1694. #define RT5640_SCB_SWAP_DIS (0x0 << 15)
  1695. #define RT5640_SCB_SWAP_EN (0x1 << 15)
  1696. #define RT5640_SCB_MASK (0x1 << 14)
  1697. #define RT5640_SCB_SFT 14
  1698. #define RT5640_SCB_DIS (0x0 << 14)
  1699. #define RT5640_SCB_EN (0x1 << 14)
  1700. /* Baseback Control (0xcf) */
  1701. #define RT5640_BB_MASK (0x1 << 15)
  1702. #define RT5640_BB_SFT 15
  1703. #define RT5640_BB_DIS (0x0 << 15)
  1704. #define RT5640_BB_EN (0x1 << 15)
  1705. #define RT5640_BB_CT_MASK (0x7 << 12)
  1706. #define RT5640_BB_CT_SFT 12
  1707. #define RT5640_BB_CT_A (0x0 << 12)
  1708. #define RT5640_BB_CT_B (0x1 << 12)
  1709. #define RT5640_BB_CT_C (0x2 << 12)
  1710. #define RT5640_BB_CT_D (0x3 << 12)
  1711. #define RT5640_M_BB_L_MASK (0x1 << 9)
  1712. #define RT5640_M_BB_L_SFT 9
  1713. #define RT5640_M_BB_R_MASK (0x1 << 8)
  1714. #define RT5640_M_BB_R_SFT 8
  1715. #define RT5640_M_BB_HPF_L_MASK (0x1 << 7)
  1716. #define RT5640_M_BB_HPF_L_SFT 7
  1717. #define RT5640_M_BB_HPF_R_MASK (0x1 << 6)
  1718. #define RT5640_M_BB_HPF_R_SFT 6
  1719. #define RT5640_G_BB_BST_MASK (0x3f)
  1720. #define RT5640_G_BB_BST_SFT 0
  1721. /* MP3 Plus Control 1 (0xd0) */
  1722. #define RT5640_M_MP3_L_MASK (0x1 << 15)
  1723. #define RT5640_M_MP3_L_SFT 15
  1724. #define RT5640_M_MP3_R_MASK (0x1 << 14)
  1725. #define RT5640_M_MP3_R_SFT 14
  1726. #define RT5640_M_MP3_MASK (0x1 << 13)
  1727. #define RT5640_M_MP3_SFT 13
  1728. #define RT5640_M_MP3_DIS (0x0 << 13)
  1729. #define RT5640_M_MP3_EN (0x1 << 13)
  1730. #define RT5640_EG_MP3_MASK (0x1f << 8)
  1731. #define RT5640_EG_MP3_SFT 8
  1732. #define RT5640_MP3_HLP_MASK (0x1 << 7)
  1733. #define RT5640_MP3_HLP_SFT 7
  1734. #define RT5640_MP3_HLP_DIS (0x0 << 7)
  1735. #define RT5640_MP3_HLP_EN (0x1 << 7)
  1736. #define RT5640_M_MP3_ORG_L_MASK (0x1 << 6)
  1737. #define RT5640_M_MP3_ORG_L_SFT 6
  1738. #define RT5640_M_MP3_ORG_R_MASK (0x1 << 5)
  1739. #define RT5640_M_MP3_ORG_R_SFT 5
  1740. /* MP3 Plus Control 2 (0xd1) */
  1741. #define RT5640_MP3_WT_MASK (0x1 << 13)
  1742. #define RT5640_MP3_WT_SFT 13
  1743. #define RT5640_MP3_WT_1_4 (0x0 << 13)
  1744. #define RT5640_MP3_WT_1_2 (0x1 << 13)
  1745. #define RT5640_OG_MP3_MASK (0x1f << 8)
  1746. #define RT5640_OG_MP3_SFT 8
  1747. #define RT5640_HG_MP3_MASK (0x3f)
  1748. #define RT5640_HG_MP3_SFT 0
  1749. /* 3D HP Control 1 (0xd2) */
  1750. #define RT5640_3D_CF_MASK (0x1 << 15)
  1751. #define RT5640_3D_CF_SFT 15
  1752. #define RT5640_3D_CF_DIS (0x0 << 15)
  1753. #define RT5640_3D_CF_EN (0x1 << 15)
  1754. #define RT5640_3D_HP_MASK (0x1 << 14)
  1755. #define RT5640_3D_HP_SFT 14
  1756. #define RT5640_3D_HP_DIS (0x0 << 14)
  1757. #define RT5640_3D_HP_EN (0x1 << 14)
  1758. #define RT5640_3D_BT_MASK (0x1 << 13)
  1759. #define RT5640_3D_BT_SFT 13
  1760. #define RT5640_3D_BT_DIS (0x0 << 13)
  1761. #define RT5640_3D_BT_EN (0x1 << 13)
  1762. #define RT5640_3D_1F_MIX_MASK (0x3 << 11)
  1763. #define RT5640_3D_1F_MIX_SFT 11
  1764. #define RT5640_3D_HP_M_MASK (0x1 << 10)
  1765. #define RT5640_3D_HP_M_SFT 10
  1766. #define RT5640_3D_HP_M_SUR (0x0 << 10)
  1767. #define RT5640_3D_HP_M_FRO (0x1 << 10)
  1768. #define RT5640_M_3D_HRTF_MASK (0x1 << 9)
  1769. #define RT5640_M_3D_HRTF_SFT 9
  1770. #define RT5640_M_3D_D2H_MASK (0x1 << 8)
  1771. #define RT5640_M_3D_D2H_SFT 8
  1772. #define RT5640_M_3D_D2R_MASK (0x1 << 7)
  1773. #define RT5640_M_3D_D2R_SFT 7
  1774. #define RT5640_M_3D_REVB_MASK (0x1 << 6)
  1775. #define RT5640_M_3D_REVB_SFT 6
  1776. /* Adjustable high pass filter control 1 (0xd3) */
  1777. #define RT5640_2ND_HPF_MASK (0x1 << 15)
  1778. #define RT5640_2ND_HPF_SFT 15
  1779. #define RT5640_2ND_HPF_DIS (0x0 << 15)
  1780. #define RT5640_2ND_HPF_EN (0x1 << 15)
  1781. #define RT5640_HPF_CF_L_MASK (0x7 << 12)
  1782. #define RT5640_HPF_CF_L_SFT 12
  1783. #define RT5640_1ST_HPF_MASK (0x1 << 11)
  1784. #define RT5640_1ST_HPF_SFT 11
  1785. #define RT5640_1ST_HPF_DIS (0x0 << 11)
  1786. #define RT5640_1ST_HPF_EN (0x1 << 11)
  1787. #define RT5640_HPF_CF_R_MASK (0x7 << 8)
  1788. #define RT5640_HPF_CF_R_SFT 8
  1789. #define RT5640_ZD_T_MASK (0x3 << 6)
  1790. #define RT5640_ZD_T_SFT 6
  1791. #define RT5640_ZD_F_MASK (0x3 << 4)
  1792. #define RT5640_ZD_F_SFT 4
  1793. #define RT5640_ZD_F_IM (0x0 << 4)
  1794. #define RT5640_ZD_F_ZC_IM (0x1 << 4)
  1795. #define RT5640_ZD_F_ZC_IOD (0x2 << 4)
  1796. #define RT5640_ZD_F_UN (0x3 << 4)
  1797. /* HP calibration control and Amp detection (0xd6) */
  1798. #define RT5640_SI_DAC_MASK (0x1 << 11)
  1799. #define RT5640_SI_DAC_SFT 11
  1800. #define RT5640_SI_DAC_AUTO (0x0 << 11)
  1801. #define RT5640_SI_DAC_TEST (0x1 << 11)
  1802. #define RT5640_DC_CAL_M_MASK (0x1 << 10)
  1803. #define RT5640_DC_CAL_M_SFT 10
  1804. #define RT5640_DC_CAL_M_CAL (0x0 << 10)
  1805. #define RT5640_DC_CAL_M_NOR (0x1 << 10)
  1806. #define RT5640_DC_CAL_MASK (0x1 << 9)
  1807. #define RT5640_DC_CAL_SFT 9
  1808. #define RT5640_DC_CAL_DIS (0x0 << 9)
  1809. #define RT5640_DC_CAL_EN (0x1 << 9)
  1810. #define RT5640_HPD_RCV_MASK (0x7 << 6)
  1811. #define RT5640_HPD_RCV_SFT 6
  1812. #define RT5640_HPD_PS_MASK (0x1 << 5)
  1813. #define RT5640_HPD_PS_SFT 5
  1814. #define RT5640_HPD_PS_DIS (0x0 << 5)
  1815. #define RT5640_HPD_PS_EN (0x1 << 5)
  1816. #define RT5640_CAL_M_MASK (0x1 << 4)
  1817. #define RT5640_CAL_M_SFT 4
  1818. #define RT5640_CAL_M_DEP (0x0 << 4)
  1819. #define RT5640_CAL_M_CAL (0x1 << 4)
  1820. #define RT5640_CAL_MASK (0x1 << 3)
  1821. #define RT5640_CAL_SFT 3
  1822. #define RT5640_CAL_DIS (0x0 << 3)
  1823. #define RT5640_CAL_EN (0x1 << 3)
  1824. #define RT5640_CAL_TEST_MASK (0x1 << 2)
  1825. #define RT5640_CAL_TEST_SFT 2
  1826. #define RT5640_CAL_TEST_DIS (0x0 << 2)
  1827. #define RT5640_CAL_TEST_EN (0x1 << 2)
  1828. #define RT5640_CAL_P_MASK (0x3)
  1829. #define RT5640_CAL_P_SFT 0
  1830. #define RT5640_CAL_P_NONE (0x0)
  1831. #define RT5640_CAL_P_CAL (0x1)
  1832. #define RT5640_CAL_P_DAC_CAL (0x2)
  1833. /* Soft volume and zero cross control 1 (0xd9) */
  1834. #define RT5640_SV_MASK (0x1 << 15)
  1835. #define RT5640_SV_SFT 15
  1836. #define RT5640_SV_DIS (0x0 << 15)
  1837. #define RT5640_SV_EN (0x1 << 15)
  1838. #define RT5640_SPO_SV_MASK (0x1 << 14)
  1839. #define RT5640_SPO_SV_SFT 14
  1840. #define RT5640_SPO_SV_DIS (0x0 << 14)
  1841. #define RT5640_SPO_SV_EN (0x1 << 14)
  1842. #define RT5640_OUT_SV_MASK (0x1 << 13)
  1843. #define RT5640_OUT_SV_SFT 13
  1844. #define RT5640_OUT_SV_DIS (0x0 << 13)
  1845. #define RT5640_OUT_SV_EN (0x1 << 13)
  1846. #define RT5640_HP_SV_MASK (0x1 << 12)
  1847. #define RT5640_HP_SV_SFT 12
  1848. #define RT5640_HP_SV_DIS (0x0 << 12)
  1849. #define RT5640_HP_SV_EN (0x1 << 12)
  1850. #define RT5640_ZCD_DIG_MASK (0x1 << 11)
  1851. #define RT5640_ZCD_DIG_SFT 11
  1852. #define RT5640_ZCD_DIG_DIS (0x0 << 11)
  1853. #define RT5640_ZCD_DIG_EN (0x1 << 11)
  1854. #define RT5640_ZCD_MASK (0x1 << 10)
  1855. #define RT5640_ZCD_SFT 10
  1856. #define RT5640_ZCD_PD (0x0 << 10)
  1857. #define RT5640_ZCD_PU (0x1 << 10)
  1858. #define RT5640_M_ZCD_MASK (0x3f << 4)
  1859. #define RT5640_M_ZCD_SFT 4
  1860. #define RT5640_M_ZCD_RM_L (0x1 << 9)
  1861. #define RT5640_M_ZCD_RM_R (0x1 << 8)
  1862. #define RT5640_M_ZCD_SM_L (0x1 << 7)
  1863. #define RT5640_M_ZCD_SM_R (0x1 << 6)
  1864. #define RT5640_M_ZCD_OM_L (0x1 << 5)
  1865. #define RT5640_M_ZCD_OM_R (0x1 << 4)
  1866. #define RT5640_SV_DLY_MASK (0xf)
  1867. #define RT5640_SV_DLY_SFT 0
  1868. /* Soft volume and zero cross control 2 (0xda) */
  1869. #define RT5640_ZCD_HP_MASK (0x1 << 15)
  1870. #define RT5640_ZCD_HP_SFT 15
  1871. #define RT5640_ZCD_HP_DIS (0x0 << 15)
  1872. #define RT5640_ZCD_HP_EN (0x1 << 15)
  1873. /* General Control 1 (0xfa) */
  1874. #define RT5640_M_MONO_ADC_L (0x1 << 13)
  1875. #define RT5640_M_MONO_ADC_L_SFT 13
  1876. #define RT5640_M_MONO_ADC_R (0x1 << 12)
  1877. #define RT5640_M_MONO_ADC_R_SFT 12
  1878. #define RT5640_MCLK_DET (0x1 << 11)
  1879. /* Codec Private Register definition */
  1880. /* MIC Over current threshold scale factor (0x15) */
  1881. #define RT5640_MIC_OVCD_SF_MASK (0x3 << 8)
  1882. #define RT5640_MIC_OVCD_SF_SFT 8
  1883. #define RT5640_MIC_OVCD_SF_0P5 (0x0 << 8)
  1884. #define RT5640_MIC_OVCD_SF_0P75 (0x1 << 8)
  1885. #define RT5640_MIC_OVCD_SF_1P0 (0x2 << 8)
  1886. #define RT5640_MIC_OVCD_SF_1P5 (0x3 << 8)
  1887. /* 3D Speaker Control (0x63) */
  1888. #define RT5640_3D_SPK_MASK (0x1 << 15)
  1889. #define RT5640_3D_SPK_SFT 15
  1890. #define RT5640_3D_SPK_DIS (0x0 << 15)
  1891. #define RT5640_3D_SPK_EN (0x1 << 15)
  1892. #define RT5640_3D_SPK_M_MASK (0x3 << 13)
  1893. #define RT5640_3D_SPK_M_SFT 13
  1894. #define RT5640_3D_SPK_CG_MASK (0x1f << 8)
  1895. #define RT5640_3D_SPK_CG_SFT 8
  1896. #define RT5640_3D_SPK_SG_MASK (0x1f)
  1897. #define RT5640_3D_SPK_SG_SFT 0
  1898. /* Wind Noise Detection Control 1 (0x6c) */
  1899. #define RT5640_WND_MASK (0x1 << 15)
  1900. #define RT5640_WND_SFT 15
  1901. #define RT5640_WND_DIS (0x0 << 15)
  1902. #define RT5640_WND_EN (0x1 << 15)
  1903. /* Wind Noise Detection Control 2 (0x6d) */
  1904. #define RT5640_WND_FC_NW_MASK (0x3f << 10)
  1905. #define RT5640_WND_FC_NW_SFT 10
  1906. #define RT5640_WND_FC_WK_MASK (0x3f << 4)
  1907. #define RT5640_WND_FC_WK_SFT 4
  1908. /* Wind Noise Detection Control 3 (0x6e) */
  1909. #define RT5640_HPF_FC_MASK (0x3f << 6)
  1910. #define RT5640_HPF_FC_SFT 6
  1911. #define RT5640_WND_FC_ST_MASK (0x3f)
  1912. #define RT5640_WND_FC_ST_SFT 0
  1913. /* Wind Noise Detection Control 4 (0x6f) */
  1914. #define RT5640_WND_TH_LO_MASK (0x3ff)
  1915. #define RT5640_WND_TH_LO_SFT 0
  1916. /* Wind Noise Detection Control 5 (0x70) */
  1917. #define RT5640_WND_TH_HI_MASK (0x3ff)
  1918. #define RT5640_WND_TH_HI_SFT 0
  1919. /* Wind Noise Detection Control 8 (0x73) */
  1920. #define RT5640_WND_WIND_MASK (0x1 << 13) /* Read-Only */
  1921. #define RT5640_WND_WIND_SFT 13
  1922. #define RT5640_WND_STRONG_MASK (0x1 << 12) /* Read-Only */
  1923. #define RT5640_WND_STRONG_SFT 12
  1924. enum {
  1925. RT5640_NO_WIND,
  1926. RT5640_BREEZE,
  1927. RT5640_STORM,
  1928. };
  1929. /* Dipole Speaker Interface (0x75) */
  1930. #define RT5640_DP_ATT_MASK (0x3 << 14)
  1931. #define RT5640_DP_ATT_SFT 14
  1932. #define RT5640_DP_SPK_MASK (0x1 << 10)
  1933. #define RT5640_DP_SPK_SFT 10
  1934. #define RT5640_DP_SPK_DIS (0x0 << 10)
  1935. #define RT5640_DP_SPK_EN (0x1 << 10)
  1936. /* EQ Pre Volume Control (0xb3) */
  1937. #define RT5640_EQ_PRE_VOL_MASK (0xffff)
  1938. #define RT5640_EQ_PRE_VOL_SFT 0
  1939. /* EQ Post Volume Control (0xb4) */
  1940. #define RT5640_EQ_PST_VOL_MASK (0xffff)
  1941. #define RT5640_EQ_PST_VOL_SFT 0
  1942. #define RT5640_NO_JACK BIT(0)
  1943. #define RT5640_HEADSET_DET BIT(1)
  1944. #define RT5640_HEADPHO_DET BIT(2)
  1945. /* System Clock Source */
  1946. #define RT5640_SCLK_S_MCLK 0
  1947. #define RT5640_SCLK_S_PLL1 1
  1948. #define RT5640_SCLK_S_PLL1_TK 2
  1949. #define RT5640_SCLK_S_RCCLK 3
  1950. /* PLL1 Source */
  1951. #define RT5640_PLL1_S_MCLK 0
  1952. #define RT5640_PLL1_S_BCLK1 1
  1953. #define RT5640_PLL1_S_BCLK2 2
  1954. #define RT5640_PLL1_S_BCLK3 3
  1955. enum {
  1956. RT5640_AIF1,
  1957. RT5640_AIF2,
  1958. RT5640_AIF3,
  1959. RT5640_AIFS,
  1960. };
  1961. enum {
  1962. RT5640_U_IF1 = 0x1,
  1963. RT5640_U_IF2 = 0x2,
  1964. RT5640_U_IF3 = 0x4,
  1965. };
  1966. enum {
  1967. RT5640_IF_123,
  1968. RT5640_IF_132,
  1969. RT5640_IF_312,
  1970. RT5640_IF_321,
  1971. RT5640_IF_231,
  1972. RT5640_IF_213,
  1973. RT5640_IF_113,
  1974. RT5640_IF_223,
  1975. RT5640_IF_ALL,
  1976. };
  1977. enum {
  1978. RT5640_DMIC_DIS,
  1979. RT5640_DMIC1,
  1980. RT5640_DMIC2,
  1981. };
  1982. /* filter mask */
  1983. enum {
  1984. RT5640_DA_STEREO_FILTER = 0x1,
  1985. RT5640_DA_MONO_L_FILTER = (0x1 << 1),
  1986. RT5640_DA_MONO_R_FILTER = (0x1 << 2),
  1987. RT5640_AD_STEREO_FILTER = (0x1 << 3),
  1988. RT5640_AD_MONO_L_FILTER = (0x1 << 4),
  1989. RT5640_AD_MONO_R_FILTER = (0x1 << 5),
  1990. };
  1991. struct rt5640_priv {
  1992. struct snd_soc_component *component;
  1993. struct regmap *regmap;
  1994. struct clk *mclk;
  1995. int ldo1_en; /* GPIO for LDO1_EN */
  1996. int irq;
  1997. int sysclk;
  1998. int sysclk_src;
  1999. int lrck[RT5640_AIFS];
  2000. int bclk[RT5640_AIFS];
  2001. int master[RT5640_AIFS];
  2002. int pll_src;
  2003. int pll_in;
  2004. int pll_out;
  2005. bool hp_mute;
  2006. bool asrc_en;
  2007. /* Jack and button detect data */
  2008. bool ovcd_irq_enabled;
  2009. bool pressed;
  2010. bool press_reported;
  2011. int press_count;
  2012. int release_count;
  2013. int poll_count;
  2014. struct delayed_work bp_work;
  2015. struct work_struct jack_work;
  2016. struct snd_soc_jack *jack;
  2017. unsigned int jd_src;
  2018. bool jd_inverted;
  2019. unsigned int ovcd_th;
  2020. unsigned int ovcd_sf;
  2021. };
  2022. int rt5640_dmic_enable(struct snd_soc_component *component,
  2023. bool dmic1_data_pin, bool dmic2_data_pin);
  2024. int rt5640_sel_asrc_clk_src(struct snd_soc_component *component,
  2025. unsigned int filter_mask, unsigned int clk_src);
  2026. #endif