rt5616.h 62 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * rt5616.h -- RT5616 ALSA SoC audio driver
  4. *
  5. * Copyright 2011 Realtek Microelectronics
  6. * Author: Johnny Hsu <johnnyhsu@realtek.com>
  7. */
  8. #ifndef __RT5616_H__
  9. #define __RT5616_H__
  10. /* Info */
  11. #define RT5616_RESET 0x00
  12. #define RT5616_VERSION_ID 0xfd
  13. #define RT5616_VENDOR_ID 0xfe
  14. #define RT5616_DEVICE_ID 0xff
  15. /* I/O - Output */
  16. #define RT5616_HP_VOL 0x02
  17. #define RT5616_LOUT_CTRL1 0x03
  18. #define RT5616_LOUT_CTRL2 0x05
  19. /* I/O - Input */
  20. #define RT5616_IN1_IN2 0x0d
  21. #define RT5616_INL1_INR1_VOL 0x0f
  22. /* I/O - ADC/DAC/DMIC */
  23. #define RT5616_DAC1_DIG_VOL 0x19
  24. #define RT5616_ADC_DIG_VOL 0x1c
  25. #define RT5616_ADC_BST_VOL 0x1e
  26. /* Mixer - D-D */
  27. #define RT5616_STO1_ADC_MIXER 0x27
  28. #define RT5616_AD_DA_MIXER 0x29
  29. #define RT5616_STO_DAC_MIXER 0x2a
  30. /* Mixer - ADC */
  31. #define RT5616_REC_L1_MIXER 0x3b
  32. #define RT5616_REC_L2_MIXER 0x3c
  33. #define RT5616_REC_R1_MIXER 0x3d
  34. #define RT5616_REC_R2_MIXER 0x3e
  35. /* Mixer - DAC */
  36. #define RT5616_HPO_MIXER 0x45
  37. #define RT5616_OUT_L1_MIXER 0x4d
  38. #define RT5616_OUT_L2_MIXER 0x4e
  39. #define RT5616_OUT_L3_MIXER 0x4f
  40. #define RT5616_OUT_R1_MIXER 0x50
  41. #define RT5616_OUT_R2_MIXER 0x51
  42. #define RT5616_OUT_R3_MIXER 0x52
  43. #define RT5616_LOUT_MIXER 0x53
  44. /* Power */
  45. #define RT5616_PWR_DIG1 0x61
  46. #define RT5616_PWR_DIG2 0x62
  47. #define RT5616_PWR_ANLG1 0x63
  48. #define RT5616_PWR_ANLG2 0x64
  49. #define RT5616_PWR_MIXER 0x65
  50. #define RT5616_PWR_VOL 0x66
  51. /* Private Register Control */
  52. #define RT5616_PRIV_INDEX 0x6a
  53. #define RT5616_PRIV_DATA 0x6c
  54. /* Format - ADC/DAC */
  55. #define RT5616_I2S1_SDP 0x70
  56. #define RT5616_ADDA_CLK1 0x73
  57. #define RT5616_ADDA_CLK2 0x74
  58. /* Function - Analog */
  59. #define RT5616_GLB_CLK 0x80
  60. #define RT5616_PLL_CTRL1 0x81
  61. #define RT5616_PLL_CTRL2 0x82
  62. #define RT5616_HP_OVCD 0x8b
  63. #define RT5616_DEPOP_M1 0x8e
  64. #define RT5616_DEPOP_M2 0x8f
  65. #define RT5616_DEPOP_M3 0x90
  66. #define RT5616_CHARGE_PUMP 0x91
  67. #define RT5616_PV_DET_SPK_G 0x92
  68. #define RT5616_MICBIAS 0x93
  69. #define RT5616_A_JD_CTL1 0x94
  70. #define RT5616_A_JD_CTL2 0x95
  71. /* Function - Digital */
  72. #define RT5616_EQ_CTRL1 0xb0
  73. #define RT5616_EQ_CTRL2 0xb1
  74. #define RT5616_WIND_FILTER 0xb2
  75. #define RT5616_DRC_AGC_1 0xb4
  76. #define RT5616_DRC_AGC_2 0xb5
  77. #define RT5616_DRC_AGC_3 0xb6
  78. #define RT5616_SVOL_ZC 0xb7
  79. #define RT5616_JD_CTRL1 0xbb
  80. #define RT5616_JD_CTRL2 0xbc
  81. #define RT5616_IRQ_CTRL1 0xbd
  82. #define RT5616_IRQ_CTRL2 0xbe
  83. #define RT5616_INT_IRQ_ST 0xbf
  84. #define RT5616_GPIO_CTRL1 0xc0
  85. #define RT5616_GPIO_CTRL2 0xc1
  86. #define RT5616_GPIO_CTRL3 0xc2
  87. #define RT5616_PGM_REG_ARR1 0xc8
  88. #define RT5616_PGM_REG_ARR2 0xc9
  89. #define RT5616_PGM_REG_ARR3 0xca
  90. #define RT5616_PGM_REG_ARR4 0xcb
  91. #define RT5616_PGM_REG_ARR5 0xcc
  92. #define RT5616_SCB_FUNC 0xcd
  93. #define RT5616_SCB_CTRL 0xce
  94. #define RT5616_BASE_BACK 0xcf
  95. #define RT5616_MP3_PLUS1 0xd0
  96. #define RT5616_MP3_PLUS2 0xd1
  97. #define RT5616_ADJ_HPF_CTRL1 0xd3
  98. #define RT5616_ADJ_HPF_CTRL2 0xd4
  99. #define RT5616_HP_CALIB_AMP_DET 0xd6
  100. #define RT5616_HP_CALIB2 0xd7
  101. #define RT5616_SV_ZCD1 0xd9
  102. #define RT5616_SV_ZCD2 0xda
  103. #define RT5616_D_MISC 0xfa
  104. /* Dummy Register */
  105. #define RT5616_DUMMY2 0xfb
  106. #define RT5616_DUMMY3 0xfc
  107. /* Index of Codec Private Register definition */
  108. #define RT5616_BIAS_CUR1 0x12
  109. #define RT5616_BIAS_CUR3 0x14
  110. #define RT5616_CLSD_INT_REG1 0x1c
  111. #define RT5616_MAMP_INT_REG2 0x37
  112. #define RT5616_CHOP_DAC_ADC 0x3d
  113. #define RT5616_3D_SPK 0x63
  114. #define RT5616_WND_1 0x6c
  115. #define RT5616_WND_2 0x6d
  116. #define RT5616_WND_3 0x6e
  117. #define RT5616_WND_4 0x6f
  118. #define RT5616_WND_5 0x70
  119. #define RT5616_WND_8 0x73
  120. #define RT5616_DIP_SPK_INF 0x75
  121. #define RT5616_HP_DCC_INT1 0x77
  122. #define RT5616_EQ_BW_LOP 0xa0
  123. #define RT5616_EQ_GN_LOP 0xa1
  124. #define RT5616_EQ_FC_BP1 0xa2
  125. #define RT5616_EQ_BW_BP1 0xa3
  126. #define RT5616_EQ_GN_BP1 0xa4
  127. #define RT5616_EQ_FC_BP2 0xa5
  128. #define RT5616_EQ_BW_BP2 0xa6
  129. #define RT5616_EQ_GN_BP2 0xa7
  130. #define RT5616_EQ_FC_BP3 0xa8
  131. #define RT5616_EQ_BW_BP3 0xa9
  132. #define RT5616_EQ_GN_BP3 0xaa
  133. #define RT5616_EQ_FC_BP4 0xab
  134. #define RT5616_EQ_BW_BP4 0xac
  135. #define RT5616_EQ_GN_BP4 0xad
  136. #define RT5616_EQ_FC_HIP1 0xae
  137. #define RT5616_EQ_GN_HIP1 0xaf
  138. #define RT5616_EQ_FC_HIP2 0xb0
  139. #define RT5616_EQ_BW_HIP2 0xb1
  140. #define RT5616_EQ_GN_HIP2 0xb2
  141. #define RT5616_EQ_PRE_VOL 0xb3
  142. #define RT5616_EQ_PST_VOL 0xb4
  143. /* global definition */
  144. #define RT5616_L_MUTE (0x1 << 15)
  145. #define RT5616_L_MUTE_SFT 15
  146. #define RT5616_VOL_L_MUTE (0x1 << 14)
  147. #define RT5616_VOL_L_SFT 14
  148. #define RT5616_R_MUTE (0x1 << 7)
  149. #define RT5616_R_MUTE_SFT 7
  150. #define RT5616_VOL_R_MUTE (0x1 << 6)
  151. #define RT5616_VOL_R_SFT 6
  152. #define RT5616_L_VOL_MASK (0x3f << 8)
  153. #define RT5616_L_VOL_SFT 8
  154. #define RT5616_R_VOL_MASK (0x3f)
  155. #define RT5616_R_VOL_SFT 0
  156. /* LOUT Control 2(0x05) */
  157. #define RT5616_EN_DFO (0x1 << 15)
  158. /* IN1 and IN2 Control (0x0d) */
  159. /* IN3 and IN4 Control (0x0e) */
  160. #define RT5616_BST_MASK1 (0xf<<12)
  161. #define RT5616_BST_SFT1 12
  162. #define RT5616_BST_MASK2 (0xf<<8)
  163. #define RT5616_BST_SFT2 8
  164. #define RT5616_IN_DF1 (0x1 << 7)
  165. #define RT5616_IN_SFT1 7
  166. #define RT5616_IN_DF2 (0x1 << 6)
  167. #define RT5616_IN_SFT2 6
  168. /* INL1 and INR1 Volume Control (0x0f) */
  169. #define RT5616_INL_VOL_MASK (0x1f << 8)
  170. #define RT5616_INL_VOL_SFT 8
  171. #define RT5616_INR_SEL_MASK (0x1 << 7)
  172. #define RT5616_INR_SEL_SFT 7
  173. #define RT5616_INR_SEL_IN4N (0x0 << 7)
  174. #define RT5616_INR_SEL_MONON (0x1 << 7)
  175. #define RT5616_INR_VOL_MASK (0x1f)
  176. #define RT5616_INR_VOL_SFT 0
  177. /* DAC1 Digital Volume (0x19) */
  178. #define RT5616_DAC_L1_VOL_MASK (0xff << 8)
  179. #define RT5616_DAC_L1_VOL_SFT 8
  180. #define RT5616_DAC_R1_VOL_MASK (0xff)
  181. #define RT5616_DAC_R1_VOL_SFT 0
  182. /* DAC2 Digital Volume (0x1a) */
  183. #define RT5616_DAC_L2_VOL_MASK (0xff << 8)
  184. #define RT5616_DAC_L2_VOL_SFT 8
  185. #define RT5616_DAC_R2_VOL_MASK (0xff)
  186. #define RT5616_DAC_R2_VOL_SFT 0
  187. /* ADC Digital Volume Control (0x1c) */
  188. #define RT5616_ADC_L_VOL_MASK (0x7f << 8)
  189. #define RT5616_ADC_L_VOL_SFT 8
  190. #define RT5616_ADC_R_VOL_MASK (0x7f)
  191. #define RT5616_ADC_R_VOL_SFT 0
  192. /* Mono ADC Digital Volume Control (0x1d) */
  193. #define RT5616_M_MONO_ADC_L (0x1 << 15)
  194. #define RT5616_M_MONO_ADC_L_SFT 15
  195. #define RT5616_MONO_ADC_L_VOL_MASK (0x7f << 8)
  196. #define RT5616_MONO_ADC_L_VOL_SFT 8
  197. #define RT5616_M_MONO_ADC_R (0x1 << 7)
  198. #define RT5616_M_MONO_ADC_R_SFT 7
  199. #define RT5616_MONO_ADC_R_VOL_MASK (0x7f)
  200. #define RT5616_MONO_ADC_R_VOL_SFT 0
  201. /* ADC Boost Volume Control (0x1e) */
  202. #define RT5616_ADC_L_BST_MASK (0x3 << 14)
  203. #define RT5616_ADC_L_BST_SFT 14
  204. #define RT5616_ADC_R_BST_MASK (0x3 << 12)
  205. #define RT5616_ADC_R_BST_SFT 12
  206. #define RT5616_ADC_COMP_MASK (0x3 << 10)
  207. #define RT5616_ADC_COMP_SFT 10
  208. /* Stereo ADC1 Mixer Control (0x27) */
  209. #define RT5616_M_STO1_ADC_L1 (0x1 << 14)
  210. #define RT5616_M_STO1_ADC_L1_SFT 14
  211. #define RT5616_M_STO1_ADC_R1 (0x1 << 6)
  212. #define RT5616_M_STO1_ADC_R1_SFT 6
  213. /* ADC Mixer to DAC Mixer Control (0x29) */
  214. #define RT5616_M_ADCMIX_L (0x1 << 15)
  215. #define RT5616_M_ADCMIX_L_SFT 15
  216. #define RT5616_M_IF1_DAC_L (0x1 << 14)
  217. #define RT5616_M_IF1_DAC_L_SFT 14
  218. #define RT5616_M_ADCMIX_R (0x1 << 7)
  219. #define RT5616_M_ADCMIX_R_SFT 7
  220. #define RT5616_M_IF1_DAC_R (0x1 << 6)
  221. #define RT5616_M_IF1_DAC_R_SFT 6
  222. /* Stereo DAC Mixer Control (0x2a) */
  223. #define RT5616_M_DAC_L1_MIXL (0x1 << 14)
  224. #define RT5616_M_DAC_L1_MIXL_SFT 14
  225. #define RT5616_DAC_L1_STO_L_VOL_MASK (0x1 << 13)
  226. #define RT5616_DAC_L1_STO_L_VOL_SFT 13
  227. #define RT5616_M_DAC_R1_MIXL (0x1 << 9)
  228. #define RT5616_M_DAC_R1_MIXL_SFT 9
  229. #define RT5616_DAC_R1_STO_L_VOL_MASK (0x1 << 8)
  230. #define RT5616_DAC_R1_STO_L_VOL_SFT 8
  231. #define RT5616_M_DAC_R1_MIXR (0x1 << 6)
  232. #define RT5616_M_DAC_R1_MIXR_SFT 6
  233. #define RT5616_DAC_R1_STO_R_VOL_MASK (0x1 << 5)
  234. #define RT5616_DAC_R1_STO_R_VOL_SFT 5
  235. #define RT5616_M_DAC_L1_MIXR (0x1 << 1)
  236. #define RT5616_M_DAC_L1_MIXR_SFT 1
  237. #define RT5616_DAC_L1_STO_R_VOL_MASK (0x1)
  238. #define RT5616_DAC_L1_STO_R_VOL_SFT 0
  239. /* DD Mixer Control (0x2b) */
  240. #define RT5616_M_STO_DD_L1 (0x1 << 14)
  241. #define RT5616_M_STO_DD_L1_SFT 14
  242. #define RT5616_STO_DD_L1_VOL_MASK (0x1 << 13)
  243. #define RT5616_DAC_DD_L1_VOL_SFT 13
  244. #define RT5616_M_STO_DD_L2 (0x1 << 12)
  245. #define RT5616_M_STO_DD_L2_SFT 12
  246. #define RT5616_STO_DD_L2_VOL_MASK (0x1 << 11)
  247. #define RT5616_STO_DD_L2_VOL_SFT 11
  248. #define RT5616_M_STO_DD_R2_L (0x1 << 10)
  249. #define RT5616_M_STO_DD_R2_L_SFT 10
  250. #define RT5616_STO_DD_R2_L_VOL_MASK (0x1 << 9)
  251. #define RT5616_STO_DD_R2_L_VOL_SFT 9
  252. #define RT5616_M_STO_DD_R1 (0x1 << 6)
  253. #define RT5616_M_STO_DD_R1_SFT 6
  254. #define RT5616_STO_DD_R1_VOL_MASK (0x1 << 5)
  255. #define RT5616_STO_DD_R1_VOL_SFT 5
  256. #define RT5616_M_STO_DD_R2 (0x1 << 4)
  257. #define RT5616_M_STO_DD_R2_SFT 4
  258. #define RT5616_STO_DD_R2_VOL_MASK (0x1 << 3)
  259. #define RT5616_STO_DD_R2_VOL_SFT 3
  260. #define RT5616_M_STO_DD_L2_R (0x1 << 2)
  261. #define RT5616_M_STO_DD_L2_R_SFT 2
  262. #define RT5616_STO_DD_L2_R_VOL_MASK (0x1 << 1)
  263. #define RT5616_STO_DD_L2_R_VOL_SFT 1
  264. /* Digital Mixer Control (0x2c) */
  265. #define RT5616_M_STO_L_DAC_L (0x1 << 15)
  266. #define RT5616_M_STO_L_DAC_L_SFT 15
  267. #define RT5616_STO_L_DAC_L_VOL_MASK (0x1 << 14)
  268. #define RT5616_STO_L_DAC_L_VOL_SFT 14
  269. #define RT5616_M_DAC_L2_DAC_L (0x1 << 13)
  270. #define RT5616_M_DAC_L2_DAC_L_SFT 13
  271. #define RT5616_DAC_L2_DAC_L_VOL_MASK (0x1 << 12)
  272. #define RT5616_DAC_L2_DAC_L_VOL_SFT 12
  273. #define RT5616_M_STO_R_DAC_R (0x1 << 11)
  274. #define RT5616_M_STO_R_DAC_R_SFT 11
  275. #define RT5616_STO_R_DAC_R_VOL_MASK (0x1 << 10)
  276. #define RT5616_STO_R_DAC_R_VOL_SFT 10
  277. #define RT5616_M_DAC_R2_DAC_R (0x1 << 9)
  278. #define RT5616_M_DAC_R2_DAC_R_SFT 9
  279. #define RT5616_DAC_R2_DAC_R_VOL_MASK (0x1 << 8)
  280. #define RT5616_DAC_R2_DAC_R_VOL_SFT 8
  281. /* DSP Path Control 1 (0x2d) */
  282. #define RT5616_RXDP_SRC_MASK (0x1 << 15)
  283. #define RT5616_RXDP_SRC_SFT 15
  284. #define RT5616_RXDP_SRC_NOR (0x0 << 15)
  285. #define RT5616_RXDP_SRC_DIV3 (0x1 << 15)
  286. #define RT5616_TXDP_SRC_MASK (0x1 << 14)
  287. #define RT5616_TXDP_SRC_SFT 14
  288. #define RT5616_TXDP_SRC_NOR (0x0 << 14)
  289. #define RT5616_TXDP_SRC_DIV3 (0x1 << 14)
  290. /* DSP Path Control 2 (0x2e) */
  291. #define RT5616_DAC_L2_SEL_MASK (0x3 << 14)
  292. #define RT5616_DAC_L2_SEL_SFT 14
  293. #define RT5616_DAC_L2_SEL_IF2 (0x0 << 14)
  294. #define RT5616_DAC_L2_SEL_IF3 (0x1 << 14)
  295. #define RT5616_DAC_L2_SEL_TXDC (0x2 << 14)
  296. #define RT5616_DAC_L2_SEL_BASS (0x3 << 14)
  297. #define RT5616_DAC_R2_SEL_MASK (0x3 << 12)
  298. #define RT5616_DAC_R2_SEL_SFT 12
  299. #define RT5616_DAC_R2_SEL_IF2 (0x0 << 12)
  300. #define RT5616_DAC_R2_SEL_IF3 (0x1 << 12)
  301. #define RT5616_DAC_R2_SEL_TXDC (0x2 << 12)
  302. #define RT5616_IF2_ADC_L_SEL_MASK (0x1 << 11)
  303. #define RT5616_IF2_ADC_L_SEL_SFT 11
  304. #define RT5616_IF2_ADC_L_SEL_TXDP (0x0 << 11)
  305. #define RT5616_IF2_ADC_L_SEL_PASS (0x1 << 11)
  306. #define RT5616_IF2_ADC_R_SEL_MASK (0x1 << 10)
  307. #define RT5616_IF2_ADC_R_SEL_SFT 10
  308. #define RT5616_IF2_ADC_R_SEL_TXDP (0x0 << 10)
  309. #define RT5616_IF2_ADC_R_SEL_PASS (0x1 << 10)
  310. #define RT5616_RXDC_SEL_MASK (0x3 << 8)
  311. #define RT5616_RXDC_SEL_SFT 8
  312. #define RT5616_RXDC_SEL_NOR (0x0 << 8)
  313. #define RT5616_RXDC_SEL_L2R (0x1 << 8)
  314. #define RT5616_RXDC_SEL_R2L (0x2 << 8)
  315. #define RT5616_RXDC_SEL_SWAP (0x3 << 8)
  316. #define RT5616_RXDP_SEL_MASK (0x3 << 6)
  317. #define RT5616_RXDP_SEL_SFT 6
  318. #define RT5616_RXDP_SEL_NOR (0x0 << 6)
  319. #define RT5616_RXDP_SEL_L2R (0x1 << 6)
  320. #define RT5616_RXDP_SEL_R2L (0x2 << 6)
  321. #define RT5616_RXDP_SEL_SWAP (0x3 << 6)
  322. #define RT5616_TXDC_SEL_MASK (0x3 << 4)
  323. #define RT5616_TXDC_SEL_SFT 4
  324. #define RT5616_TXDC_SEL_NOR (0x0 << 4)
  325. #define RT5616_TXDC_SEL_L2R (0x1 << 4)
  326. #define RT5616_TXDC_SEL_R2L (0x2 << 4)
  327. #define RT5616_TXDC_SEL_SWAP (0x3 << 4)
  328. #define RT5616_TXDP_SEL_MASK (0x3 << 2)
  329. #define RT5616_TXDP_SEL_SFT 2
  330. #define RT5616_TXDP_SEL_NOR (0x0 << 2)
  331. #define RT5616_TXDP_SEL_L2R (0x1 << 2)
  332. #define RT5616_TXDP_SEL_R2L (0x2 << 2)
  333. #define RT5616_TRXDP_SEL_SWAP (0x3 << 2)
  334. /* REC Left Mixer Control 1 (0x3b) */
  335. #define RT5616_G_LN_L2_RM_L_MASK (0x7 << 13)
  336. #define RT5616_G_IN_L2_RM_L_SFT 13
  337. #define RT5616_G_LN_L1_RM_L_MASK (0x7 << 10)
  338. #define RT5616_G_IN_L1_RM_L_SFT 10
  339. #define RT5616_G_BST3_RM_L_MASK (0x7 << 4)
  340. #define RT5616_G_BST3_RM_L_SFT 4
  341. #define RT5616_G_BST2_RM_L_MASK (0x7 << 1)
  342. #define RT5616_G_BST2_RM_L_SFT 1
  343. /* REC Left Mixer Control 2 (0x3c) */
  344. #define RT5616_G_BST1_RM_L_MASK (0x7 << 13)
  345. #define RT5616_G_BST1_RM_L_SFT 13
  346. #define RT5616_G_OM_L_RM_L_MASK (0x7 << 10)
  347. #define RT5616_G_OM_L_RM_L_SFT 10
  348. #define RT5616_M_IN2_L_RM_L (0x1 << 6)
  349. #define RT5616_M_IN2_L_RM_L_SFT 6
  350. #define RT5616_M_IN1_L_RM_L (0x1 << 5)
  351. #define RT5616_M_IN1_L_RM_L_SFT 5
  352. #define RT5616_M_BST3_RM_L (0x1 << 3)
  353. #define RT5616_M_BST3_RM_L_SFT 3
  354. #define RT5616_M_BST2_RM_L (0x1 << 2)
  355. #define RT5616_M_BST2_RM_L_SFT 2
  356. #define RT5616_M_BST1_RM_L (0x1 << 1)
  357. #define RT5616_M_BST1_RM_L_SFT 1
  358. #define RT5616_M_OM_L_RM_L (0x1)
  359. #define RT5616_M_OM_L_RM_L_SFT 0
  360. /* REC Right Mixer Control 1 (0x3d) */
  361. #define RT5616_G_IN2_R_RM_R_MASK (0x7 << 13)
  362. #define RT5616_G_IN2_R_RM_R_SFT 13
  363. #define RT5616_G_IN1_R_RM_R_MASK (0x7 << 10)
  364. #define RT5616_G_IN1_R_RM_R_SFT 10
  365. #define RT5616_G_BST3_RM_R_MASK (0x7 << 4)
  366. #define RT5616_G_BST3_RM_R_SFT 4
  367. #define RT5616_G_BST2_RM_R_MASK (0x7 << 1)
  368. #define RT5616_G_BST2_RM_R_SFT 1
  369. /* REC Right Mixer Control 2 (0x3e) */
  370. #define RT5616_G_BST1_RM_R_MASK (0x7 << 13)
  371. #define RT5616_G_BST1_RM_R_SFT 13
  372. #define RT5616_G_OM_R_RM_R_MASK (0x7 << 10)
  373. #define RT5616_G_OM_R_RM_R_SFT 10
  374. #define RT5616_M_IN2_R_RM_R (0x1 << 6)
  375. #define RT5616_M_IN2_R_RM_R_SFT 6
  376. #define RT5616_M_IN1_R_RM_R (0x1 << 5)
  377. #define RT5616_M_IN1_R_RM_R_SFT 5
  378. #define RT5616_M_BST3_RM_R (0x1 << 3)
  379. #define RT5616_M_BST3_RM_R_SFT 3
  380. #define RT5616_M_BST2_RM_R (0x1 << 2)
  381. #define RT5616_M_BST2_RM_R_SFT 2
  382. #define RT5616_M_BST1_RM_R (0x1 << 1)
  383. #define RT5616_M_BST1_RM_R_SFT 1
  384. #define RT5616_M_OM_R_RM_R (0x1)
  385. #define RT5616_M_OM_R_RM_R_SFT 0
  386. /* HPMIX Control (0x45) */
  387. #define RT5616_M_DAC1_HM (0x1 << 14)
  388. #define RT5616_M_DAC1_HM_SFT 14
  389. #define RT5616_M_HPVOL_HM (0x1 << 13)
  390. #define RT5616_M_HPVOL_HM_SFT 13
  391. #define RT5616_G_HPOMIX_MASK (0x1 << 12)
  392. #define RT5616_G_HPOMIX_SFT 12
  393. /* SPK Left Mixer Control (0x46) */
  394. #define RT5616_G_RM_L_SM_L_MASK (0x3 << 14)
  395. #define RT5616_G_RM_L_SM_L_SFT 14
  396. #define RT5616_G_IN_L_SM_L_MASK (0x3 << 12)
  397. #define RT5616_G_IN_L_SM_L_SFT 12
  398. #define RT5616_G_DAC_L1_SM_L_MASK (0x3 << 10)
  399. #define RT5616_G_DAC_L1_SM_L_SFT 10
  400. #define RT5616_G_DAC_L2_SM_L_MASK (0x3 << 8)
  401. #define RT5616_G_DAC_L2_SM_L_SFT 8
  402. #define RT5616_G_OM_L_SM_L_MASK (0x3 << 6)
  403. #define RT5616_G_OM_L_SM_L_SFT 6
  404. #define RT5616_M_RM_L_SM_L (0x1 << 5)
  405. #define RT5616_M_RM_L_SM_L_SFT 5
  406. #define RT5616_M_IN_L_SM_L (0x1 << 4)
  407. #define RT5616_M_IN_L_SM_L_SFT 4
  408. #define RT5616_M_DAC_L1_SM_L (0x1 << 3)
  409. #define RT5616_M_DAC_L1_SM_L_SFT 3
  410. #define RT5616_M_DAC_L2_SM_L (0x1 << 2)
  411. #define RT5616_M_DAC_L2_SM_L_SFT 2
  412. #define RT5616_M_OM_L_SM_L (0x1 << 1)
  413. #define RT5616_M_OM_L_SM_L_SFT 1
  414. /* SPK Right Mixer Control (0x47) */
  415. #define RT5616_G_RM_R_SM_R_MASK (0x3 << 14)
  416. #define RT5616_G_RM_R_SM_R_SFT 14
  417. #define RT5616_G_IN_R_SM_R_MASK (0x3 << 12)
  418. #define RT5616_G_IN_R_SM_R_SFT 12
  419. #define RT5616_G_DAC_R1_SM_R_MASK (0x3 << 10)
  420. #define RT5616_G_DAC_R1_SM_R_SFT 10
  421. #define RT5616_G_DAC_R2_SM_R_MASK (0x3 << 8)
  422. #define RT5616_G_DAC_R2_SM_R_SFT 8
  423. #define RT5616_G_OM_R_SM_R_MASK (0x3 << 6)
  424. #define RT5616_G_OM_R_SM_R_SFT 6
  425. #define RT5616_M_RM_R_SM_R (0x1 << 5)
  426. #define RT5616_M_RM_R_SM_R_SFT 5
  427. #define RT5616_M_IN_R_SM_R (0x1 << 4)
  428. #define RT5616_M_IN_R_SM_R_SFT 4
  429. #define RT5616_M_DAC_R1_SM_R (0x1 << 3)
  430. #define RT5616_M_DAC_R1_SM_R_SFT 3
  431. #define RT5616_M_DAC_R2_SM_R (0x1 << 2)
  432. #define RT5616_M_DAC_R2_SM_R_SFT 2
  433. #define RT5616_M_OM_R_SM_R (0x1 << 1)
  434. #define RT5616_M_OM_R_SM_R_SFT 1
  435. /* SPOLMIX Control (0x48) */
  436. #define RT5616_M_DAC_R1_SPM_L (0x1 << 15)
  437. #define RT5616_M_DAC_R1_SPM_L_SFT 15
  438. #define RT5616_M_DAC_L1_SPM_L (0x1 << 14)
  439. #define RT5616_M_DAC_L1_SPM_L_SFT 14
  440. #define RT5616_M_SV_R_SPM_L (0x1 << 13)
  441. #define RT5616_M_SV_R_SPM_L_SFT 13
  442. #define RT5616_M_SV_L_SPM_L (0x1 << 12)
  443. #define RT5616_M_SV_L_SPM_L_SFT 12
  444. #define RT5616_M_BST1_SPM_L (0x1 << 11)
  445. #define RT5616_M_BST1_SPM_L_SFT 11
  446. /* SPORMIX Control (0x49) */
  447. #define RT5616_M_DAC_R1_SPM_R (0x1 << 13)
  448. #define RT5616_M_DAC_R1_SPM_R_SFT 13
  449. #define RT5616_M_SV_R_SPM_R (0x1 << 12)
  450. #define RT5616_M_SV_R_SPM_R_SFT 12
  451. #define RT5616_M_BST1_SPM_R (0x1 << 11)
  452. #define RT5616_M_BST1_SPM_R_SFT 11
  453. /* SPOLMIX / SPORMIX Ratio Control (0x4a) */
  454. #define RT5616_SPO_CLSD_RATIO_MASK (0x7)
  455. #define RT5616_SPO_CLSD_RATIO_SFT 0
  456. /* Mono Output Mixer Control (0x4c) */
  457. #define RT5616_M_DAC_R2_MM (0x1 << 15)
  458. #define RT5616_M_DAC_R2_MM_SFT 15
  459. #define RT5616_M_DAC_L2_MM (0x1 << 14)
  460. #define RT5616_M_DAC_L2_MM_SFT 14
  461. #define RT5616_M_OV_R_MM (0x1 << 13)
  462. #define RT5616_M_OV_R_MM_SFT 13
  463. #define RT5616_M_OV_L_MM (0x1 << 12)
  464. #define RT5616_M_OV_L_MM_SFT 12
  465. #define RT5616_M_BST1_MM (0x1 << 11)
  466. #define RT5616_M_BST1_MM_SFT 11
  467. #define RT5616_G_MONOMIX_MASK (0x1 << 10)
  468. #define RT5616_G_MONOMIX_SFT 10
  469. /* Output Left Mixer Control 1 (0x4d) */
  470. #define RT5616_G_BST2_OM_L_MASK (0x7 << 10)
  471. #define RT5616_G_BST2_OM_L_SFT 10
  472. #define RT5616_G_BST1_OM_L_MASK (0x7 << 7)
  473. #define RT5616_G_BST1_OM_L_SFT 7
  474. #define RT5616_G_IN1_L_OM_L_MASK (0x7 << 4)
  475. #define RT5616_G_IN1_L_OM_L_SFT 4
  476. #define RT5616_G_RM_L_OM_L_MASK (0x7 << 1)
  477. #define RT5616_G_RM_L_OM_L_SFT 1
  478. /* Output Left Mixer Control 2 (0x4e) */
  479. #define RT5616_G_DAC_L1_OM_L_MASK (0x7 << 7)
  480. #define RT5616_G_DAC_L1_OM_L_SFT 7
  481. #define RT5616_G_IN2_L_OM_L_MASK (0x7 << 4)
  482. #define RT5616_G_IN2_L_OM_L_SFT 4
  483. /* Output Left Mixer Control 3 (0x4f) */
  484. #define RT5616_M_IN2_L_OM_L (0x1 << 9)
  485. #define RT5616_M_IN2_L_OM_L_SFT 9
  486. #define RT5616_M_BST2_OM_L (0x1 << 6)
  487. #define RT5616_M_BST2_OM_L_SFT 6
  488. #define RT5616_M_BST1_OM_L (0x1 << 5)
  489. #define RT5616_M_BST1_OM_L_SFT 5
  490. #define RT5616_M_IN1_L_OM_L (0x1 << 4)
  491. #define RT5616_M_IN1_L_OM_L_SFT 4
  492. #define RT5616_M_RM_L_OM_L (0x1 << 3)
  493. #define RT5616_M_RM_L_OM_L_SFT 3
  494. #define RT5616_M_DAC_L1_OM_L (0x1)
  495. #define RT5616_M_DAC_L1_OM_L_SFT 0
  496. /* Output Right Mixer Control 1 (0x50) */
  497. #define RT5616_G_BST2_OM_R_MASK (0x7 << 10)
  498. #define RT5616_G_BST2_OM_R_SFT 10
  499. #define RT5616_G_BST1_OM_R_MASK (0x7 << 7)
  500. #define RT5616_G_BST1_OM_R_SFT 7
  501. #define RT5616_G_IN1_R_OM_R_MASK (0x7 << 4)
  502. #define RT5616_G_IN1_R_OM_R_SFT 4
  503. #define RT5616_G_RM_R_OM_R_MASK (0x7 << 1)
  504. #define RT5616_G_RM_R_OM_R_SFT 1
  505. /* Output Right Mixer Control 2 (0x51) */
  506. #define RT5616_G_DAC_R1_OM_R_MASK (0x7 << 7)
  507. #define RT5616_G_DAC_R1_OM_R_SFT 7
  508. #define RT5616_G_IN2_R_OM_R_MASK (0x7 << 4)
  509. #define RT5616_G_IN2_R_OM_R_SFT 4
  510. /* Output Right Mixer Control 3 (0x52) */
  511. #define RT5616_M_IN2_R_OM_R (0x1 << 9)
  512. #define RT5616_M_IN2_R_OM_R_SFT 9
  513. #define RT5616_M_BST2_OM_R (0x1 << 6)
  514. #define RT5616_M_BST2_OM_R_SFT 6
  515. #define RT5616_M_BST1_OM_R (0x1 << 5)
  516. #define RT5616_M_BST1_OM_R_SFT 5
  517. #define RT5616_M_IN1_R_OM_R (0x1 << 4)
  518. #define RT5616_M_IN1_R_OM_R_SFT 4
  519. #define RT5616_M_RM_R_OM_R (0x1 << 3)
  520. #define RT5616_M_RM_R_OM_R_SFT 3
  521. #define RT5616_M_DAC_R1_OM_R (0x1)
  522. #define RT5616_M_DAC_R1_OM_R_SFT 0
  523. /* LOUT Mixer Control (0x53) */
  524. #define RT5616_M_DAC_L1_LM (0x1 << 15)
  525. #define RT5616_M_DAC_L1_LM_SFT 15
  526. #define RT5616_M_DAC_R1_LM (0x1 << 14)
  527. #define RT5616_M_DAC_R1_LM_SFT 14
  528. #define RT5616_M_OV_L_LM (0x1 << 13)
  529. #define RT5616_M_OV_L_LM_SFT 13
  530. #define RT5616_M_OV_R_LM (0x1 << 12)
  531. #define RT5616_M_OV_R_LM_SFT 12
  532. #define RT5616_G_LOUTMIX_MASK (0x1 << 11)
  533. #define RT5616_G_LOUTMIX_SFT 11
  534. /* Power Management for Digital 1 (0x61) */
  535. #define RT5616_PWR_I2S1 (0x1 << 15)
  536. #define RT5616_PWR_I2S1_BIT 15
  537. #define RT5616_PWR_I2S2 (0x1 << 14)
  538. #define RT5616_PWR_I2S2_BIT 14
  539. #define RT5616_PWR_DAC_L1 (0x1 << 12)
  540. #define RT5616_PWR_DAC_L1_BIT 12
  541. #define RT5616_PWR_DAC_R1 (0x1 << 11)
  542. #define RT5616_PWR_DAC_R1_BIT 11
  543. #define RT5616_PWR_ADC_L (0x1 << 2)
  544. #define RT5616_PWR_ADC_L_BIT 2
  545. #define RT5616_PWR_ADC_R (0x1 << 1)
  546. #define RT5616_PWR_ADC_R_BIT 1
  547. /* Power Management for Digital 2 (0x62) */
  548. #define RT5616_PWR_ADC_STO1_F (0x1 << 15)
  549. #define RT5616_PWR_ADC_STO1_F_BIT 15
  550. #define RT5616_PWR_DAC_STO1_F (0x1 << 11)
  551. #define RT5616_PWR_DAC_STO1_F_BIT 11
  552. /* Power Management for Analog 1 (0x63) */
  553. #define RT5616_PWR_VREF1 (0x1 << 15)
  554. #define RT5616_PWR_VREF1_BIT 15
  555. #define RT5616_PWR_FV1 (0x1 << 14)
  556. #define RT5616_PWR_FV1_BIT 14
  557. #define RT5616_PWR_MB (0x1 << 13)
  558. #define RT5616_PWR_MB_BIT 13
  559. #define RT5616_PWR_LM (0x1 << 12)
  560. #define RT5616_PWR_LM_BIT 12
  561. #define RT5616_PWR_BG (0x1 << 11)
  562. #define RT5616_PWR_BG_BIT 11
  563. #define RT5616_PWR_HP_L (0x1 << 7)
  564. #define RT5616_PWR_HP_L_BIT 7
  565. #define RT5616_PWR_HP_R (0x1 << 6)
  566. #define RT5616_PWR_HP_R_BIT 6
  567. #define RT5616_PWR_HA (0x1 << 5)
  568. #define RT5616_PWR_HA_BIT 5
  569. #define RT5616_PWR_VREF2 (0x1 << 4)
  570. #define RT5616_PWR_VREF2_BIT 4
  571. #define RT5616_PWR_FV2 (0x1 << 3)
  572. #define RT5616_PWR_FV2_BIT 3
  573. #define RT5616_PWR_LDO (0x1 << 2)
  574. #define RT5616_PWR_LDO_BIT 2
  575. #define RT5616_PWR_LDO_DVO_MASK (0x3)
  576. #define RT5616_PWR_LDO_DVO_1_0V 0
  577. #define RT5616_PWR_LDO_DVO_1_1V 1
  578. #define RT5616_PWR_LDO_DVO_1_2V 2
  579. #define RT5616_PWR_LDO_DVO_1_3V 3
  580. /* Power Management for Analog 2 (0x64) */
  581. #define RT5616_PWR_BST1 (0x1 << 15)
  582. #define RT5616_PWR_BST1_BIT 15
  583. #define RT5616_PWR_BST2 (0x1 << 14)
  584. #define RT5616_PWR_BST2_BIT 14
  585. #define RT5616_PWR_MB1 (0x1 << 11)
  586. #define RT5616_PWR_MB1_BIT 11
  587. #define RT5616_PWR_PLL (0x1 << 9)
  588. #define RT5616_PWR_PLL_BIT 9
  589. #define RT5616_PWR_BST1_OP2 (0x1 << 5)
  590. #define RT5616_PWR_BST1_OP2_BIT 5
  591. #define RT5616_PWR_BST2_OP2 (0x1 << 4)
  592. #define RT5616_PWR_BST2_OP2_BIT 4
  593. #define RT5616_PWR_BST3_OP2 (0x1 << 3)
  594. #define RT5616_PWR_BST3_OP2_BIT 3
  595. #define RT5616_PWR_JD_M (0x1 << 2)
  596. #define RT5616_PWM_JD_M_BIT 2
  597. #define RT5616_PWR_JD2 (0x1 << 1)
  598. #define RT5616_PWM_JD2_BIT 1
  599. #define RT5616_PWR_JD3 (0x1)
  600. #define RT5616_PWM_JD3_BIT 0
  601. /* Power Management for Mixer (0x65) */
  602. #define RT5616_PWR_OM_L (0x1 << 15)
  603. #define RT5616_PWR_OM_L_BIT 15
  604. #define RT5616_PWR_OM_R (0x1 << 14)
  605. #define RT5616_PWR_OM_R_BIT 14
  606. #define RT5616_PWR_RM_L (0x1 << 11)
  607. #define RT5616_PWR_RM_L_BIT 11
  608. #define RT5616_PWR_RM_R (0x1 << 10)
  609. #define RT5616_PWR_RM_R_BIT 10
  610. /* Power Management for Volume (0x66) */
  611. #define RT5616_PWR_OV_L (0x1 << 13)
  612. #define RT5616_PWR_OV_L_BIT 13
  613. #define RT5616_PWR_OV_R (0x1 << 12)
  614. #define RT5616_PWR_OV_R_BIT 12
  615. #define RT5616_PWR_HV_L (0x1 << 11)
  616. #define RT5616_PWR_HV_L_BIT 11
  617. #define RT5616_PWR_HV_R (0x1 << 10)
  618. #define RT5616_PWR_HV_R_BIT 10
  619. #define RT5616_PWR_IN1_L (0x1 << 9)
  620. #define RT5616_PWR_IN1_L_BIT 9
  621. #define RT5616_PWR_IN1_R (0x1 << 8)
  622. #define RT5616_PWR_IN1_R_BIT 8
  623. #define RT5616_PWR_IN2_L (0x1 << 7)
  624. #define RT5616_PWR_IN2_L_BIT 7
  625. #define RT5616_PWR_IN2_R (0x1 << 6)
  626. #define RT5616_PWR_IN2_R_BIT 6
  627. /* I2S1/2/3 Audio Serial Data Port Control (0x70 0x71) */
  628. #define RT5616_I2S_MS_MASK (0x1 << 15)
  629. #define RT5616_I2S_MS_SFT 15
  630. #define RT5616_I2S_MS_M (0x0 << 15)
  631. #define RT5616_I2S_MS_S (0x1 << 15)
  632. #define RT5616_I2S_O_CP_MASK (0x3 << 10)
  633. #define RT5616_I2S_O_CP_SFT 10
  634. #define RT5616_I2S_O_CP_OFF (0x0 << 10)
  635. #define RT5616_I2S_O_CP_U_LAW (0x1 << 10)
  636. #define RT5616_I2S_O_CP_A_LAW (0x2 << 10)
  637. #define RT5616_I2S_I_CP_MASK (0x3 << 8)
  638. #define RT5616_I2S_I_CP_SFT 8
  639. #define RT5616_I2S_I_CP_OFF (0x0 << 8)
  640. #define RT5616_I2S_I_CP_U_LAW (0x1 << 8)
  641. #define RT5616_I2S_I_CP_A_LAW (0x2 << 8)
  642. #define RT5616_I2S_BP_MASK (0x1 << 7)
  643. #define RT5616_I2S_BP_SFT 7
  644. #define RT5616_I2S_BP_NOR (0x0 << 7)
  645. #define RT5616_I2S_BP_INV (0x1 << 7)
  646. #define RT5616_I2S_DL_MASK (0x3 << 2)
  647. #define RT5616_I2S_DL_SFT 2
  648. #define RT5616_I2S_DL_16 (0x0 << 2)
  649. #define RT5616_I2S_DL_20 (0x1 << 2)
  650. #define RT5616_I2S_DL_24 (0x2 << 2)
  651. #define RT5616_I2S_DL_8 (0x3 << 2)
  652. #define RT5616_I2S_DF_MASK (0x3)
  653. #define RT5616_I2S_DF_SFT 0
  654. #define RT5616_I2S_DF_I2S (0x0)
  655. #define RT5616_I2S_DF_LEFT (0x1)
  656. #define RT5616_I2S_DF_PCM_A (0x2)
  657. #define RT5616_I2S_DF_PCM_B (0x3)
  658. /* ADC/DAC Clock Control 1 (0x73) */
  659. #define RT5616_I2S_PD1_MASK (0x7 << 12)
  660. #define RT5616_I2S_PD1_SFT 12
  661. #define RT5616_I2S_PD1_1 (0x0 << 12)
  662. #define RT5616_I2S_PD1_2 (0x1 << 12)
  663. #define RT5616_I2S_PD1_3 (0x2 << 12)
  664. #define RT5616_I2S_PD1_4 (0x3 << 12)
  665. #define RT5616_I2S_PD1_6 (0x4 << 12)
  666. #define RT5616_I2S_PD1_8 (0x5 << 12)
  667. #define RT5616_I2S_PD1_12 (0x6 << 12)
  668. #define RT5616_I2S_PD1_16 (0x7 << 12)
  669. #define RT5616_I2S_BCLK_MS2_MASK (0x1 << 11)
  670. #define RT5616_DAC_OSR_MASK (0x3 << 2)
  671. #define RT5616_DAC_OSR_SFT 2
  672. #define RT5616_DAC_OSR_128 (0x0 << 2)
  673. #define RT5616_DAC_OSR_64 (0x1 << 2)
  674. #define RT5616_DAC_OSR_32 (0x2 << 2)
  675. #define RT5616_DAC_OSR_128_3 (0x3 << 2)
  676. #define RT5616_ADC_OSR_MASK (0x3)
  677. #define RT5616_ADC_OSR_SFT 0
  678. #define RT5616_ADC_OSR_128 (0x0)
  679. #define RT5616_ADC_OSR_64 (0x1)
  680. #define RT5616_ADC_OSR_32 (0x2)
  681. #define RT5616_ADC_OSR_128_3 (0x3)
  682. /* ADC/DAC Clock Control 2 (0x74) */
  683. #define RT5616_DAHPF_EN (0x1 << 11)
  684. #define RT5616_DAHPF_EN_SFT 11
  685. #define RT5616_ADHPF_EN (0x1 << 10)
  686. #define RT5616_ADHPF_EN_SFT 10
  687. /* TDM Control 1 (0x77) */
  688. #define RT5616_TDM_INTEL_SEL_MASK (0x1 << 15)
  689. #define RT5616_TDM_INTEL_SEL_SFT 15
  690. #define RT5616_TDM_INTEL_SEL_64 (0x0 << 15)
  691. #define RT5616_TDM_INTEL_SEL_50 (0x1 << 15)
  692. #define RT5616_TDM_MODE_SEL_MASK (0x1 << 14)
  693. #define RT5616_TDM_MODE_SEL_SFT 14
  694. #define RT5616_TDM_MODE_SEL_NOR (0x0 << 14)
  695. #define RT5616_TDM_MODE_SEL_TDM (0x1 << 14)
  696. #define RT5616_TDM_CH_NUM_SEL_MASK (0x3 << 12)
  697. #define RT5616_TDM_CH_NUM_SEL_SFT 12
  698. #define RT5616_TDM_CH_NUM_SEL_2 (0x0 << 12)
  699. #define RT5616_TDM_CH_NUM_SEL_4 (0x1 << 12)
  700. #define RT5616_TDM_CH_NUM_SEL_6 (0x2 << 12)
  701. #define RT5616_TDM_CH_NUM_SEL_8 (0x3 << 12)
  702. #define RT5616_TDM_CH_LEN_SEL_MASK (0x3 << 10)
  703. #define RT5616_TDM_CH_LEN_SEL_SFT 10
  704. #define RT5616_TDM_CH_LEN_SEL_16 (0x0 << 10)
  705. #define RT5616_TDM_CH_LEN_SEL_20 (0x1 << 10)
  706. #define RT5616_TDM_CH_LEN_SEL_24 (0x2 << 10)
  707. #define RT5616_TDM_CH_LEN_SEL_32 (0x3 << 10)
  708. #define RT5616_TDM_ADC_SEL_MASK (0x1 << 9)
  709. #define RT5616_TDM_ADC_SEL_SFT 9
  710. #define RT5616_TDM_ADC_SEL_NOR (0x0 << 9)
  711. #define RT5616_TDM_ADC_SEL_SWAP (0x1 << 9)
  712. #define RT5616_TDM_ADC_START_SEL_MASK (0x1 << 8)
  713. #define RT5616_TDM_ADC_START_SEL_SFT 8
  714. #define RT5616_TDM_ADC_START_SEL_SL0 (0x0 << 8)
  715. #define RT5616_TDM_ADC_START_SEL_SL4 (0x1 << 8)
  716. #define RT5616_TDM_I2S_CH2_SEL_MASK (0x3 << 6)
  717. #define RT5616_TDM_I2S_CH2_SEL_SFT 6
  718. #define RT5616_TDM_I2S_CH2_SEL_LR (0x0 << 6)
  719. #define RT5616_TDM_I2S_CH2_SEL_RL (0x1 << 6)
  720. #define RT5616_TDM_I2S_CH2_SEL_LL (0x2 << 6)
  721. #define RT5616_TDM_I2S_CH2_SEL_RR (0x3 << 6)
  722. #define RT5616_TDM_I2S_CH4_SEL_MASK (0x3 << 4)
  723. #define RT5616_TDM_I2S_CH4_SEL_SFT 4
  724. #define RT5616_TDM_I2S_CH4_SEL_LR (0x0 << 4)
  725. #define RT5616_TDM_I2S_CH4_SEL_RL (0x1 << 4)
  726. #define RT5616_TDM_I2S_CH4_SEL_LL (0x2 << 4)
  727. #define RT5616_TDM_I2S_CH4_SEL_RR (0x3 << 4)
  728. #define RT5616_TDM_I2S_CH6_SEL_MASK (0x3 << 2)
  729. #define RT5616_TDM_I2S_CH6_SEL_SFT 2
  730. #define RT5616_TDM_I2S_CH6_SEL_LR (0x0 << 2)
  731. #define RT5616_TDM_I2S_CH6_SEL_RL (0x1 << 2)
  732. #define RT5616_TDM_I2S_CH6_SEL_LL (0x2 << 2)
  733. #define RT5616_TDM_I2S_CH6_SEL_RR (0x3 << 2)
  734. #define RT5616_TDM_I2S_CH8_SEL_MASK (0x3)
  735. #define RT5616_TDM_I2S_CH8_SEL_SFT 0
  736. #define RT5616_TDM_I2S_CH8_SEL_LR (0x0)
  737. #define RT5616_TDM_I2S_CH8_SEL_RL (0x1)
  738. #define RT5616_TDM_I2S_CH8_SEL_LL (0x2)
  739. #define RT5616_TDM_I2S_CH8_SEL_RR (0x3)
  740. /* TDM Control 2 (0x78) */
  741. #define RT5616_TDM_LRCK_POL_SEL_MASK (0x1 << 15)
  742. #define RT5616_TDM_LRCK_POL_SEL_SFT 15
  743. #define RT5616_TDM_LRCK_POL_SEL_NOR (0x0 << 15)
  744. #define RT5616_TDM_LRCK_POL_SEL_INV (0x1 << 15)
  745. #define RT5616_TDM_CH_VAL_SEL_MASK (0x1 << 14)
  746. #define RT5616_TDM_CH_VAL_SEL_SFT 14
  747. #define RT5616_TDM_CH_VAL_SEL_CH01 (0x0 << 14)
  748. #define RT5616_TDM_CH_VAL_SEL_CH0123 (0x1 << 14)
  749. #define RT5616_TDM_CH_VAL_EN (0x1 << 13)
  750. #define RT5616_TDM_CH_VAL_SFT 13
  751. #define RT5616_TDM_LPBK_EN (0x1 << 12)
  752. #define RT5616_TDM_LPBK_SFT 12
  753. #define RT5616_TDM_LRCK_PULSE_SEL_MASK (0x1 << 11)
  754. #define RT5616_TDM_LRCK_PULSE_SEL_SFT 11
  755. #define RT5616_TDM_LRCK_PULSE_SEL_BCLK (0x0 << 11)
  756. #define RT5616_TDM_LRCK_PULSE_SEL_CH (0x1 << 11)
  757. #define RT5616_TDM_END_EDGE_SEL_MASK (0x1 << 10)
  758. #define RT5616_TDM_END_EDGE_SEL_SFT 10
  759. #define RT5616_TDM_END_EDGE_SEL_POS (0x0 << 10)
  760. #define RT5616_TDM_END_EDGE_SEL_NEG (0x1 << 10)
  761. #define RT5616_TDM_END_EDGE_EN (0x1 << 9)
  762. #define RT5616_TDM_END_EDGE_EN_SFT 9
  763. #define RT5616_TDM_TRAN_EDGE_SEL_MASK (0x1 << 8)
  764. #define RT5616_TDM_TRAN_EDGE_SEL_SFT 8
  765. #define RT5616_TDM_TRAN_EDGE_SEL_POS (0x0 << 8)
  766. #define RT5616_TDM_TRAN_EDGE_SEL_NEG (0x1 << 8)
  767. #define RT5616_M_TDM2_L (0x1 << 7)
  768. #define RT5616_M_TDM2_L_SFT 7
  769. #define RT5616_M_TDM2_R (0x1 << 6)
  770. #define RT5616_M_TDM2_R_SFT 6
  771. #define RT5616_M_TDM4_L (0x1 << 5)
  772. #define RT5616_M_TDM4_L_SFT 5
  773. #define RT5616_M_TDM4_R (0x1 << 4)
  774. #define RT5616_M_TDM4_R_SFT 4
  775. /* Global Clock Control (0x80) */
  776. #define RT5616_SCLK_SRC_MASK (0x3 << 14)
  777. #define RT5616_SCLK_SRC_SFT 14
  778. #define RT5616_SCLK_SRC_MCLK (0x0 << 14)
  779. #define RT5616_SCLK_SRC_PLL1 (0x1 << 14)
  780. #define RT5616_PLL1_SRC_MASK (0x3 << 12)
  781. #define RT5616_PLL1_SRC_SFT 12
  782. #define RT5616_PLL1_SRC_MCLK (0x0 << 12)
  783. #define RT5616_PLL1_SRC_BCLK1 (0x1 << 12)
  784. #define RT5616_PLL1_SRC_BCLK2 (0x2 << 12)
  785. #define RT5616_PLL1_PD_MASK (0x1 << 3)
  786. #define RT5616_PLL1_PD_SFT 3
  787. #define RT5616_PLL1_PD_1 (0x0 << 3)
  788. #define RT5616_PLL1_PD_2 (0x1 << 3)
  789. #define RT5616_PLL_INP_MAX 40000000
  790. #define RT5616_PLL_INP_MIN 256000
  791. /* PLL M/N/K Code Control 1 (0x81) */
  792. #define RT5616_PLL_N_MAX 0x1ff
  793. #define RT5616_PLL_N_MASK (RT5616_PLL_N_MAX << 7)
  794. #define RT5616_PLL_N_SFT 7
  795. #define RT5616_PLL_K_MAX 0x1f
  796. #define RT5616_PLL_K_MASK (RT5616_PLL_K_MAX)
  797. #define RT5616_PLL_K_SFT 0
  798. /* PLL M/N/K Code Control 2 (0x82) */
  799. #define RT5616_PLL_M_MAX 0xf
  800. #define RT5616_PLL_M_MASK (RT5616_PLL_M_MAX << 12)
  801. #define RT5616_PLL_M_SFT 12
  802. #define RT5616_PLL_M_BP (0x1 << 11)
  803. #define RT5616_PLL_M_BP_SFT 11
  804. /* PLL tracking mode 1 (0x83) */
  805. #define RT5616_STO1_T_MASK (0x1 << 15)
  806. #define RT5616_STO1_T_SFT 15
  807. #define RT5616_STO1_T_SCLK (0x0 << 15)
  808. #define RT5616_STO1_T_LRCK1 (0x1 << 15)
  809. #define RT5616_STO2_T_MASK (0x1 << 12)
  810. #define RT5616_STO2_T_SFT 12
  811. #define RT5616_STO2_T_I2S2 (0x0 << 12)
  812. #define RT5616_STO2_T_LRCK2 (0x1 << 12)
  813. #define RT5616_ASRC2_REF_MASK (0x1 << 11)
  814. #define RT5616_ASRC2_REF_SFT 11
  815. #define RT5616_ASRC2_REF_LRCK2 (0x0 << 11)
  816. #define RT5616_ASRC2_REF_LRCK1 (0x1 << 11)
  817. #define RT5616_DMIC_1_M_MASK (0x1 << 9)
  818. #define RT5616_DMIC_1_M_SFT 9
  819. #define RT5616_DMIC_1_M_NOR (0x0 << 9)
  820. #define RT5616_DMIC_1_M_ASYN (0x1 << 9)
  821. /* PLL tracking mode 2 (0x84) */
  822. #define RT5616_STO1_ASRC_EN (0x1 << 15)
  823. #define RT5616_STO1_ASRC_EN_SFT 15
  824. #define RT5616_STO2_ASRC_EN (0x1 << 14)
  825. #define RT5616_STO2_ASRC_EN_SFT 14
  826. #define RT5616_STO1_DAC_M_MASK (0x1 << 13)
  827. #define RT5616_STO1_DAC_M_SFT 13
  828. #define RT5616_STO1_DAC_M_NOR (0x0 << 13)
  829. #define RT5616_STO1_DAC_M_ASRC (0x1 << 13)
  830. #define RT5616_STO2_DAC_M_MASK (0x1 << 12)
  831. #define RT5616_STO2_DAC_M_SFT 12
  832. #define RT5616_STO2_DAC_M_NOR (0x0 << 12)
  833. #define RT5616_STO2_DAC_M_ASRC (0x1 << 12)
  834. #define RT5616_ADC_M_MASK (0x1 << 11)
  835. #define RT5616_ADC_M_SFT 11
  836. #define RT5616_ADC_M_NOR (0x0 << 11)
  837. #define RT5616_ADC_M_ASRC (0x1 << 11)
  838. #define RT5616_I2S1_R_D_MASK (0x1 << 4)
  839. #define RT5616_I2S1_R_D_SFT 4
  840. #define RT5616_I2S1_R_D_DIS (0x0 << 4)
  841. #define RT5616_I2S1_R_D_EN (0x1 << 4)
  842. #define RT5616_I2S2_R_D_MASK (0x1 << 3)
  843. #define RT5616_I2S2_R_D_SFT 3
  844. #define RT5616_I2S2_R_D_DIS (0x0 << 3)
  845. #define RT5616_I2S2_R_D_EN (0x1 << 3)
  846. #define RT5616_PRE_SCLK_MASK (0x3)
  847. #define RT5616_PRE_SCLK_SFT 0
  848. #define RT5616_PRE_SCLK_512 (0x0)
  849. #define RT5616_PRE_SCLK_1024 (0x1)
  850. #define RT5616_PRE_SCLK_2048 (0x2)
  851. /* PLL tracking mode 3 (0x85) */
  852. #define RT5616_I2S1_RATE_MASK (0xf << 12)
  853. #define RT5616_I2S1_RATE_SFT 12
  854. #define RT5616_I2S2_RATE_MASK (0xf << 8)
  855. #define RT5616_I2S2_RATE_SFT 8
  856. #define RT5616_G_ASRC_LP_MASK (0x1 << 3)
  857. #define RT5616_G_ASRC_LP_SFT 3
  858. #define RT5616_ASRC_LP_F_M (0x1 << 2)
  859. #define RT5616_ASRC_LP_F_SFT 2
  860. #define RT5616_ASRC_LP_F_NOR (0x0 << 2)
  861. #define RT5616_ASRC_LP_F_SB (0x1 << 2)
  862. #define RT5616_FTK_PH_DET_MASK (0x3)
  863. #define RT5616_FTK_PH_DET_SFT 0
  864. #define RT5616_FTK_PH_DET_DIV1 (0x0)
  865. #define RT5616_FTK_PH_DET_DIV2 (0x1)
  866. #define RT5616_FTK_PH_DET_DIV4 (0x2)
  867. #define RT5616_FTK_PH_DET_DIV8 (0x3)
  868. /*PLL tracking mode 6 (0x89) */
  869. #define RT5616_I2S1_PD_MASK (0x7 << 12)
  870. #define RT5616_I2S1_PD_SFT 12
  871. #define RT5616_I2S2_PD_MASK (0x7 << 8)
  872. #define RT5616_I2S2_PD_SFT 8
  873. /*PLL tracking mode 7 (0x8a) */
  874. #define RT5616_FSI1_RATE_MASK (0xf << 12)
  875. #define RT5616_FSI1_RATE_SFT 12
  876. #define RT5616_FSI2_RATE_MASK (0xf << 8)
  877. #define RT5616_FSI2_RATE_SFT 8
  878. /* HPOUT Over Current Detection (0x8b) */
  879. #define RT5616_HP_OVCD_MASK (0x1 << 10)
  880. #define RT5616_HP_OVCD_SFT 10
  881. #define RT5616_HP_OVCD_DIS (0x0 << 10)
  882. #define RT5616_HP_OVCD_EN (0x1 << 10)
  883. #define RT5616_HP_OC_TH_MASK (0x3 << 8)
  884. #define RT5616_HP_OC_TH_SFT 8
  885. #define RT5616_HP_OC_TH_90 (0x0 << 8)
  886. #define RT5616_HP_OC_TH_105 (0x1 << 8)
  887. #define RT5616_HP_OC_TH_120 (0x2 << 8)
  888. #define RT5616_HP_OC_TH_135 (0x3 << 8)
  889. /* Depop Mode Control 1 (0x8e) */
  890. #define RT5616_SMT_TRIG_MASK (0x1 << 15)
  891. #define RT5616_SMT_TRIG_SFT 15
  892. #define RT5616_SMT_TRIG_DIS (0x0 << 15)
  893. #define RT5616_SMT_TRIG_EN (0x1 << 15)
  894. #define RT5616_HP_L_SMT_MASK (0x1 << 9)
  895. #define RT5616_HP_L_SMT_SFT 9
  896. #define RT5616_HP_L_SMT_DIS (0x0 << 9)
  897. #define RT5616_HP_L_SMT_EN (0x1 << 9)
  898. #define RT5616_HP_R_SMT_MASK (0x1 << 8)
  899. #define RT5616_HP_R_SMT_SFT 8
  900. #define RT5616_HP_R_SMT_DIS (0x0 << 8)
  901. #define RT5616_HP_R_SMT_EN (0x1 << 8)
  902. #define RT5616_HP_CD_PD_MASK (0x1 << 7)
  903. #define RT5616_HP_CD_PD_SFT 7
  904. #define RT5616_HP_CD_PD_DIS (0x0 << 7)
  905. #define RT5616_HP_CD_PD_EN (0x1 << 7)
  906. #define RT5616_RSTN_MASK (0x1 << 6)
  907. #define RT5616_RSTN_SFT 6
  908. #define RT5616_RSTN_DIS (0x0 << 6)
  909. #define RT5616_RSTN_EN (0x1 << 6)
  910. #define RT5616_RSTP_MASK (0x1 << 5)
  911. #define RT5616_RSTP_SFT 5
  912. #define RT5616_RSTP_DIS (0x0 << 5)
  913. #define RT5616_RSTP_EN (0x1 << 5)
  914. #define RT5616_HP_CO_MASK (0x1 << 4)
  915. #define RT5616_HP_CO_SFT 4
  916. #define RT5616_HP_CO_DIS (0x0 << 4)
  917. #define RT5616_HP_CO_EN (0x1 << 4)
  918. #define RT5616_HP_CP_MASK (0x1 << 3)
  919. #define RT5616_HP_CP_SFT 3
  920. #define RT5616_HP_CP_PD (0x0 << 3)
  921. #define RT5616_HP_CP_PU (0x1 << 3)
  922. #define RT5616_HP_SG_MASK (0x1 << 2)
  923. #define RT5616_HP_SG_SFT 2
  924. #define RT5616_HP_SG_DIS (0x0 << 2)
  925. #define RT5616_HP_SG_EN (0x1 << 2)
  926. #define RT5616_HP_DP_MASK (0x1 << 1)
  927. #define RT5616_HP_DP_SFT 1
  928. #define RT5616_HP_DP_PD (0x0 << 1)
  929. #define RT5616_HP_DP_PU (0x1 << 1)
  930. #define RT5616_HP_CB_MASK (0x1)
  931. #define RT5616_HP_CB_SFT 0
  932. #define RT5616_HP_CB_PD (0x0)
  933. #define RT5616_HP_CB_PU (0x1)
  934. /* Depop Mode Control 2 (0x8f) */
  935. #define RT5616_DEPOP_MASK (0x1 << 13)
  936. #define RT5616_DEPOP_SFT 13
  937. #define RT5616_DEPOP_AUTO (0x0 << 13)
  938. #define RT5616_DEPOP_MAN (0x1 << 13)
  939. #define RT5616_RAMP_MASK (0x1 << 12)
  940. #define RT5616_RAMP_SFT 12
  941. #define RT5616_RAMP_DIS (0x0 << 12)
  942. #define RT5616_RAMP_EN (0x1 << 12)
  943. #define RT5616_BPS_MASK (0x1 << 11)
  944. #define RT5616_BPS_SFT 11
  945. #define RT5616_BPS_DIS (0x0 << 11)
  946. #define RT5616_BPS_EN (0x1 << 11)
  947. #define RT5616_FAST_UPDN_MASK (0x1 << 10)
  948. #define RT5616_FAST_UPDN_SFT 10
  949. #define RT5616_FAST_UPDN_DIS (0x0 << 10)
  950. #define RT5616_FAST_UPDN_EN (0x1 << 10)
  951. #define RT5616_MRES_MASK (0x3 << 8)
  952. #define RT5616_MRES_SFT 8
  953. #define RT5616_MRES_15MO (0x0 << 8)
  954. #define RT5616_MRES_25MO (0x1 << 8)
  955. #define RT5616_MRES_35MO (0x2 << 8)
  956. #define RT5616_MRES_45MO (0x3 << 8)
  957. #define RT5616_VLO_MASK (0x1 << 7)
  958. #define RT5616_VLO_SFT 7
  959. #define RT5616_VLO_3V (0x0 << 7)
  960. #define RT5616_VLO_32V (0x1 << 7)
  961. #define RT5616_DIG_DP_MASK (0x1 << 6)
  962. #define RT5616_DIG_DP_SFT 6
  963. #define RT5616_DIG_DP_DIS (0x0 << 6)
  964. #define RT5616_DIG_DP_EN (0x1 << 6)
  965. #define RT5616_DP_TH_MASK (0x3 << 4)
  966. #define RT5616_DP_TH_SFT 4
  967. /* Depop Mode Control 3 (0x90) */
  968. #define RT5616_CP_SYS_MASK (0x7 << 12)
  969. #define RT5616_CP_SYS_SFT 12
  970. #define RT5616_CP_FQ1_MASK (0x7 << 8)
  971. #define RT5616_CP_FQ1_SFT 8
  972. #define RT5616_CP_FQ2_MASK (0x7 << 4)
  973. #define RT5616_CP_FQ2_SFT 4
  974. #define RT5616_CP_FQ3_MASK (0x7)
  975. #define RT5616_CP_FQ3_SFT 0
  976. #define RT5616_CP_FQ_1_5_KHZ 0
  977. #define RT5616_CP_FQ_3_KHZ 1
  978. #define RT5616_CP_FQ_6_KHZ 2
  979. #define RT5616_CP_FQ_12_KHZ 3
  980. #define RT5616_CP_FQ_24_KHZ 4
  981. #define RT5616_CP_FQ_48_KHZ 5
  982. #define RT5616_CP_FQ_96_KHZ 6
  983. #define RT5616_CP_FQ_192_KHZ 7
  984. /* HPOUT charge pump (0x91) */
  985. #define RT5616_OSW_L_MASK (0x1 << 11)
  986. #define RT5616_OSW_L_SFT 11
  987. #define RT5616_OSW_L_DIS (0x0 << 11)
  988. #define RT5616_OSW_L_EN (0x1 << 11)
  989. #define RT5616_OSW_R_MASK (0x1 << 10)
  990. #define RT5616_OSW_R_SFT 10
  991. #define RT5616_OSW_R_DIS (0x0 << 10)
  992. #define RT5616_OSW_R_EN (0x1 << 10)
  993. #define RT5616_PM_HP_MASK (0x3 << 8)
  994. #define RT5616_PM_HP_SFT 8
  995. #define RT5616_PM_HP_LV (0x0 << 8)
  996. #define RT5616_PM_HP_MV (0x1 << 8)
  997. #define RT5616_PM_HP_HV (0x2 << 8)
  998. #define RT5616_IB_HP_MASK (0x3 << 6)
  999. #define RT5616_IB_HP_SFT 6
  1000. #define RT5616_IB_HP_125IL (0x0 << 6)
  1001. #define RT5616_IB_HP_25IL (0x1 << 6)
  1002. #define RT5616_IB_HP_5IL (0x2 << 6)
  1003. #define RT5616_IB_HP_1IL (0x3 << 6)
  1004. /* Micbias Control (0x93) */
  1005. #define RT5616_MIC1_BS_MASK (0x1 << 15)
  1006. #define RT5616_MIC1_BS_SFT 15
  1007. #define RT5616_MIC1_BS_9AV (0x0 << 15)
  1008. #define RT5616_MIC1_BS_75AV (0x1 << 15)
  1009. #define RT5616_MIC1_CLK_MASK (0x1 << 13)
  1010. #define RT5616_MIC1_CLK_SFT 13
  1011. #define RT5616_MIC1_CLK_DIS (0x0 << 13)
  1012. #define RT5616_MIC1_CLK_EN (0x1 << 13)
  1013. #define RT5616_MIC1_OVCD_MASK (0x1 << 11)
  1014. #define RT5616_MIC1_OVCD_SFT 11
  1015. #define RT5616_MIC1_OVCD_DIS (0x0 << 11)
  1016. #define RT5616_MIC1_OVCD_EN (0x1 << 11)
  1017. #define RT5616_MIC1_OVTH_MASK (0x3 << 9)
  1018. #define RT5616_MIC1_OVTH_SFT 9
  1019. #define RT5616_MIC1_OVTH_600UA (0x0 << 9)
  1020. #define RT5616_MIC1_OVTH_1500UA (0x1 << 9)
  1021. #define RT5616_MIC1_OVTH_2000UA (0x2 << 9)
  1022. #define RT5616_PWR_MB_MASK (0x1 << 5)
  1023. #define RT5616_PWR_MB_SFT 5
  1024. #define RT5616_PWR_MB_PD (0x0 << 5)
  1025. #define RT5616_PWR_MB_PU (0x1 << 5)
  1026. #define RT5616_PWR_CLK12M_MASK (0x1 << 4)
  1027. #define RT5616_PWR_CLK12M_SFT 4
  1028. #define RT5616_PWR_CLK12M_PD (0x0 << 4)
  1029. #define RT5616_PWR_CLK12M_PU (0x1 << 4)
  1030. /* Analog JD Control 1 (0x94) */
  1031. #define RT5616_JD2_CMP_MASK (0x7 << 12)
  1032. #define RT5616_JD2_CMP_SFT 12
  1033. #define RT5616_JD_PU (0x1 << 11)
  1034. #define RT5616_JD_PU_SFT 11
  1035. #define RT5616_JD_PD (0x1 << 10)
  1036. #define RT5616_JD_PD_SFT 10
  1037. #define RT5616_JD_MODE_SEL_MASK (0x3 << 8)
  1038. #define RT5616_JD_MODE_SEL_SFT 8
  1039. #define RT5616_JD_MODE_SEL_M0 (0x0 << 8)
  1040. #define RT5616_JD_MODE_SEL_M1 (0x1 << 8)
  1041. #define RT5616_JD_MODE_SEL_M2 (0x2 << 8)
  1042. #define RT5616_JD_M_CMP (0x7 << 4)
  1043. #define RT5616_JD_M_CMP_SFT 4
  1044. #define RT5616_JD_M_PU (0x1 << 3)
  1045. #define RT5616_JD_M_PU_SFT 3
  1046. #define RT5616_JD_M_PD (0x1 << 2)
  1047. #define RT5616_JD_M_PD_SFT 2
  1048. #define RT5616_JD_M_MODE_SEL_MASK (0x3)
  1049. #define RT5616_JD_M_MODE_SEL_SFT 0
  1050. #define RT5616_JD_M_MODE_SEL_M0 (0x0)
  1051. #define RT5616_JD_M_MODE_SEL_M1 (0x1)
  1052. #define RT5616_JD_M_MODE_SEL_M2 (0x2)
  1053. /* Analog JD Control 2 (0x95) */
  1054. #define RT5616_JD3_CMP_MASK (0x7 << 12)
  1055. #define RT5616_JD3_CMP_SFT 12
  1056. /* EQ Control 1 (0xb0) */
  1057. #define RT5616_EQ_SRC_MASK (0x1 << 15)
  1058. #define RT5616_EQ_SRC_SFT 15
  1059. #define RT5616_EQ_SRC_DAC (0x0 << 15)
  1060. #define RT5616_EQ_SRC_ADC (0x1 << 15)
  1061. #define RT5616_EQ_UPD (0x1 << 14)
  1062. #define RT5616_EQ_UPD_BIT 14
  1063. #define RT5616_EQ_CD_MASK (0x1 << 13)
  1064. #define RT5616_EQ_CD_SFT 13
  1065. #define RT5616_EQ_CD_DIS (0x0 << 13)
  1066. #define RT5616_EQ_CD_EN (0x1 << 13)
  1067. #define RT5616_EQ_DITH_MASK (0x3 << 8)
  1068. #define RT5616_EQ_DITH_SFT 8
  1069. #define RT5616_EQ_DITH_NOR (0x0 << 8)
  1070. #define RT5616_EQ_DITH_LSB (0x1 << 8)
  1071. #define RT5616_EQ_DITH_LSB_1 (0x2 << 8)
  1072. #define RT5616_EQ_DITH_LSB_2 (0x3 << 8)
  1073. #define RT5616_EQ_CD_F (0x1 << 7)
  1074. #define RT5616_EQ_CD_F_BIT 7
  1075. #define RT5616_EQ_STA_HP2 (0x1 << 6)
  1076. #define RT5616_EQ_STA_HP2_BIT 6
  1077. #define RT5616_EQ_STA_HP1 (0x1 << 5)
  1078. #define RT5616_EQ_STA_HP1_BIT 5
  1079. #define RT5616_EQ_STA_BP4 (0x1 << 4)
  1080. #define RT5616_EQ_STA_BP4_BIT 4
  1081. #define RT5616_EQ_STA_BP3 (0x1 << 3)
  1082. #define RT5616_EQ_STA_BP3_BIT 3
  1083. #define RT5616_EQ_STA_BP2 (0x1 << 2)
  1084. #define RT5616_EQ_STA_BP2_BIT 2
  1085. #define RT5616_EQ_STA_BP1 (0x1 << 1)
  1086. #define RT5616_EQ_STA_BP1_BIT 1
  1087. #define RT5616_EQ_STA_LP (0x1)
  1088. #define RT5616_EQ_STA_LP_BIT 0
  1089. /* EQ Control 2 (0xb1) */
  1090. #define RT5616_EQ_HPF1_M_MASK (0x1 << 8)
  1091. #define RT5616_EQ_HPF1_M_SFT 8
  1092. #define RT5616_EQ_HPF1_M_HI (0x0 << 8)
  1093. #define RT5616_EQ_HPF1_M_1ST (0x1 << 8)
  1094. #define RT5616_EQ_LPF1_M_MASK (0x1 << 7)
  1095. #define RT5616_EQ_LPF1_M_SFT 7
  1096. #define RT5616_EQ_LPF1_M_LO (0x0 << 7)
  1097. #define RT5616_EQ_LPF1_M_1ST (0x1 << 7)
  1098. #define RT5616_EQ_HPF2_MASK (0x1 << 6)
  1099. #define RT5616_EQ_HPF2_SFT 6
  1100. #define RT5616_EQ_HPF2_DIS (0x0 << 6)
  1101. #define RT5616_EQ_HPF2_EN (0x1 << 6)
  1102. #define RT5616_EQ_HPF1_MASK (0x1 << 5)
  1103. #define RT5616_EQ_HPF1_SFT 5
  1104. #define RT5616_EQ_HPF1_DIS (0x0 << 5)
  1105. #define RT5616_EQ_HPF1_EN (0x1 << 5)
  1106. #define RT5616_EQ_BPF4_MASK (0x1 << 4)
  1107. #define RT5616_EQ_BPF4_SFT 4
  1108. #define RT5616_EQ_BPF4_DIS (0x0 << 4)
  1109. #define RT5616_EQ_BPF4_EN (0x1 << 4)
  1110. #define RT5616_EQ_BPF3_MASK (0x1 << 3)
  1111. #define RT5616_EQ_BPF3_SFT 3
  1112. #define RT5616_EQ_BPF3_DIS (0x0 << 3)
  1113. #define RT5616_EQ_BPF3_EN (0x1 << 3)
  1114. #define RT5616_EQ_BPF2_MASK (0x1 << 2)
  1115. #define RT5616_EQ_BPF2_SFT 2
  1116. #define RT5616_EQ_BPF2_DIS (0x0 << 2)
  1117. #define RT5616_EQ_BPF2_EN (0x1 << 2)
  1118. #define RT5616_EQ_BPF1_MASK (0x1 << 1)
  1119. #define RT5616_EQ_BPF1_SFT 1
  1120. #define RT5616_EQ_BPF1_DIS (0x0 << 1)
  1121. #define RT5616_EQ_BPF1_EN (0x1 << 1)
  1122. #define RT5616_EQ_LPF_MASK (0x1)
  1123. #define RT5616_EQ_LPF_SFT 0
  1124. #define RT5616_EQ_LPF_DIS (0x0)
  1125. #define RT5616_EQ_LPF_EN (0x1)
  1126. #define RT5616_EQ_CTRL_MASK (0x7f)
  1127. /* Memory Test (0xb2) */
  1128. #define RT5616_MT_MASK (0x1 << 15)
  1129. #define RT5616_MT_SFT 15
  1130. #define RT5616_MT_DIS (0x0 << 15)
  1131. #define RT5616_MT_EN (0x1 << 15)
  1132. /* DRC/AGC Control 1 (0xb4) */
  1133. #define RT5616_DRC_AGC_P_MASK (0x1 << 15)
  1134. #define RT5616_DRC_AGC_P_SFT 15
  1135. #define RT5616_DRC_AGC_P_DAC (0x0 << 15)
  1136. #define RT5616_DRC_AGC_P_ADC (0x1 << 15)
  1137. #define RT5616_DRC_AGC_MASK (0x1 << 14)
  1138. #define RT5616_DRC_AGC_SFT 14
  1139. #define RT5616_DRC_AGC_DIS (0x0 << 14)
  1140. #define RT5616_DRC_AGC_EN (0x1 << 14)
  1141. #define RT5616_DRC_AGC_UPD (0x1 << 13)
  1142. #define RT5616_DRC_AGC_UPD_BIT 13
  1143. #define RT5616_DRC_AGC_AR_MASK (0x1f << 8)
  1144. #define RT5616_DRC_AGC_AR_SFT 8
  1145. #define RT5616_DRC_AGC_R_MASK (0x7 << 5)
  1146. #define RT5616_DRC_AGC_R_SFT 5
  1147. #define RT5616_DRC_AGC_R_48K (0x1 << 5)
  1148. #define RT5616_DRC_AGC_R_96K (0x2 << 5)
  1149. #define RT5616_DRC_AGC_R_192K (0x3 << 5)
  1150. #define RT5616_DRC_AGC_R_441K (0x5 << 5)
  1151. #define RT5616_DRC_AGC_R_882K (0x6 << 5)
  1152. #define RT5616_DRC_AGC_R_1764K (0x7 << 5)
  1153. #define RT5616_DRC_AGC_RC_MASK (0x1f)
  1154. #define RT5616_DRC_AGC_RC_SFT 0
  1155. /* DRC/AGC Control 2 (0xb5) */
  1156. #define RT5616_DRC_AGC_POB_MASK (0x3f << 8)
  1157. #define RT5616_DRC_AGC_POB_SFT 8
  1158. #define RT5616_DRC_AGC_CP_MASK (0x1 << 7)
  1159. #define RT5616_DRC_AGC_CP_SFT 7
  1160. #define RT5616_DRC_AGC_CP_DIS (0x0 << 7)
  1161. #define RT5616_DRC_AGC_CP_EN (0x1 << 7)
  1162. #define RT5616_DRC_AGC_CPR_MASK (0x3 << 5)
  1163. #define RT5616_DRC_AGC_CPR_SFT 5
  1164. #define RT5616_DRC_AGC_CPR_1_1 (0x0 << 5)
  1165. #define RT5616_DRC_AGC_CPR_1_2 (0x1 << 5)
  1166. #define RT5616_DRC_AGC_CPR_1_3 (0x2 << 5)
  1167. #define RT5616_DRC_AGC_CPR_1_4 (0x3 << 5)
  1168. #define RT5616_DRC_AGC_PRB_MASK (0x1f)
  1169. #define RT5616_DRC_AGC_PRB_SFT 0
  1170. /* DRC/AGC Control 3 (0xb6) */
  1171. #define RT5616_DRC_AGC_NGB_MASK (0xf << 12)
  1172. #define RT5616_DRC_AGC_NGB_SFT 12
  1173. #define RT5616_DRC_AGC_TAR_MASK (0x1f << 7)
  1174. #define RT5616_DRC_AGC_TAR_SFT 7
  1175. #define RT5616_DRC_AGC_NG_MASK (0x1 << 6)
  1176. #define RT5616_DRC_AGC_NG_SFT 6
  1177. #define RT5616_DRC_AGC_NG_DIS (0x0 << 6)
  1178. #define RT5616_DRC_AGC_NG_EN (0x1 << 6)
  1179. #define RT5616_DRC_AGC_NGH_MASK (0x1 << 5)
  1180. #define RT5616_DRC_AGC_NGH_SFT 5
  1181. #define RT5616_DRC_AGC_NGH_DIS (0x0 << 5)
  1182. #define RT5616_DRC_AGC_NGH_EN (0x1 << 5)
  1183. #define RT5616_DRC_AGC_NGT_MASK (0x1f)
  1184. #define RT5616_DRC_AGC_NGT_SFT 0
  1185. /* Jack Detect Control 1 (0xbb) */
  1186. #define RT5616_JD_MASK (0x7 << 13)
  1187. #define RT5616_JD_SFT 13
  1188. #define RT5616_JD_DIS (0x0 << 13)
  1189. #define RT5616_JD_GPIO1 (0x1 << 13)
  1190. #define RT5616_JD_GPIO2 (0x2 << 13)
  1191. #define RT5616_JD_GPIO3 (0x3 << 13)
  1192. #define RT5616_JD_GPIO4 (0x4 << 13)
  1193. #define RT5616_JD_GPIO5 (0x5 << 13)
  1194. #define RT5616_JD_GPIO6 (0x6 << 13)
  1195. #define RT5616_JD_HP_MASK (0x1 << 11)
  1196. #define RT5616_JD_HP_SFT 11
  1197. #define RT5616_JD_HP_DIS (0x0 << 11)
  1198. #define RT5616_JD_HP_EN (0x1 << 11)
  1199. #define RT5616_JD_HP_TRG_MASK (0x1 << 10)
  1200. #define RT5616_JD_HP_TRG_SFT 10
  1201. #define RT5616_JD_HP_TRG_LO (0x0 << 10)
  1202. #define RT5616_JD_HP_TRG_HI (0x1 << 10)
  1203. #define RT5616_JD_SPL_MASK (0x1 << 9)
  1204. #define RT5616_JD_SPL_SFT 9
  1205. #define RT5616_JD_SPL_DIS (0x0 << 9)
  1206. #define RT5616_JD_SPL_EN (0x1 << 9)
  1207. #define RT5616_JD_SPL_TRG_MASK (0x1 << 8)
  1208. #define RT5616_JD_SPL_TRG_SFT 8
  1209. #define RT5616_JD_SPL_TRG_LO (0x0 << 8)
  1210. #define RT5616_JD_SPL_TRG_HI (0x1 << 8)
  1211. #define RT5616_JD_SPR_MASK (0x1 << 7)
  1212. #define RT5616_JD_SPR_SFT 7
  1213. #define RT5616_JD_SPR_DIS (0x0 << 7)
  1214. #define RT5616_JD_SPR_EN (0x1 << 7)
  1215. #define RT5616_JD_SPR_TRG_MASK (0x1 << 6)
  1216. #define RT5616_JD_SPR_TRG_SFT 6
  1217. #define RT5616_JD_SPR_TRG_LO (0x0 << 6)
  1218. #define RT5616_JD_SPR_TRG_HI (0x1 << 6)
  1219. #define RT5616_JD_LO_MASK (0x1 << 3)
  1220. #define RT5616_JD_LO_SFT 3
  1221. #define RT5616_JD_LO_DIS (0x0 << 3)
  1222. #define RT5616_JD_LO_EN (0x1 << 3)
  1223. #define RT5616_JD_LO_TRG_MASK (0x1 << 2)
  1224. #define RT5616_JD_LO_TRG_SFT 2
  1225. #define RT5616_JD_LO_TRG_LO (0x0 << 2)
  1226. #define RT5616_JD_LO_TRG_HI (0x1 << 2)
  1227. /* Jack Detect Control 2 (0xbc) */
  1228. #define RT5616_JD_TRG_SEL_MASK (0x7 << 9)
  1229. #define RT5616_JD_TRG_SEL_SFT 9
  1230. #define RT5616_JD_TRG_SEL_GPIO (0x0 << 9)
  1231. #define RT5616_JD_TRG_SEL_JD1_1 (0x1 << 9)
  1232. #define RT5616_JD_TRG_SEL_JD1_2 (0x2 << 9)
  1233. #define RT5616_JD_TRG_SEL_JD2 (0x3 << 9)
  1234. #define RT5616_JD_TRG_SEL_JD3 (0x4 << 9)
  1235. #define RT5616_JD3_IRQ_EN (0x1 << 8)
  1236. #define RT5616_JD3_IRQ_EN_SFT 8
  1237. #define RT5616_JD3_EN_STKY (0x1 << 7)
  1238. #define RT5616_JD3_EN_STKY_SFT 7
  1239. #define RT5616_JD3_INV (0x1 << 6)
  1240. #define RT5616_JD3_INV_SFT 6
  1241. /* IRQ Control 1 (0xbd) */
  1242. #define RT5616_IRQ_JD_MASK (0x1 << 15)
  1243. #define RT5616_IRQ_JD_SFT 15
  1244. #define RT5616_IRQ_JD_BP (0x0 << 15)
  1245. #define RT5616_IRQ_JD_NOR (0x1 << 15)
  1246. #define RT5616_JD_STKY_MASK (0x1 << 13)
  1247. #define RT5616_JD_STKY_SFT 13
  1248. #define RT5616_JD_STKY_DIS (0x0 << 13)
  1249. #define RT5616_JD_STKY_EN (0x1 << 13)
  1250. #define RT5616_JD_P_MASK (0x1 << 11)
  1251. #define RT5616_JD_P_SFT 11
  1252. #define RT5616_JD_P_NOR (0x0 << 11)
  1253. #define RT5616_JD_P_INV (0x1 << 11)
  1254. #define RT5616_JD1_1_IRQ_EN (0x1 << 9)
  1255. #define RT5616_JD1_1_IRQ_EN_SFT 9
  1256. #define RT5616_JD1_1_EN_STKY (0x1 << 8)
  1257. #define RT5616_JD1_1_EN_STKY_SFT 8
  1258. #define RT5616_JD1_1_INV (0x1 << 7)
  1259. #define RT5616_JD1_1_INV_SFT 7
  1260. #define RT5616_JD1_2_IRQ_EN (0x1 << 6)
  1261. #define RT5616_JD1_2_IRQ_EN_SFT 6
  1262. #define RT5616_JD1_2_EN_STKY (0x1 << 5)
  1263. #define RT5616_JD1_2_EN_STKY_SFT 5
  1264. #define RT5616_JD1_2_INV (0x1 << 4)
  1265. #define RT5616_JD1_2_INV_SFT 4
  1266. #define RT5616_JD2_IRQ_EN (0x1 << 3)
  1267. #define RT5616_JD2_IRQ_EN_SFT 3
  1268. #define RT5616_JD2_EN_STKY (0x1 << 2)
  1269. #define RT5616_JD2_EN_STKY_SFT 2
  1270. #define RT5616_JD2_INV (0x1 << 1)
  1271. #define RT5616_JD2_INV_SFT 1
  1272. /* IRQ Control 2 (0xbe) */
  1273. #define RT5616_IRQ_MB1_OC_MASK (0x1 << 15)
  1274. #define RT5616_IRQ_MB1_OC_SFT 15
  1275. #define RT5616_IRQ_MB1_OC_BP (0x0 << 15)
  1276. #define RT5616_IRQ_MB1_OC_NOR (0x1 << 15)
  1277. #define RT5616_MB1_OC_STKY_MASK (0x1 << 11)
  1278. #define RT5616_MB1_OC_STKY_SFT 11
  1279. #define RT5616_MB1_OC_STKY_DIS (0x0 << 11)
  1280. #define RT5616_MB1_OC_STKY_EN (0x1 << 11)
  1281. #define RT5616_MB1_OC_P_MASK (0x1 << 7)
  1282. #define RT5616_MB1_OC_P_SFT 7
  1283. #define RT5616_MB1_OC_P_NOR (0x0 << 7)
  1284. #define RT5616_MB1_OC_P_INV (0x1 << 7)
  1285. #define RT5616_MB2_OC_P_MASK (0x1 << 6)
  1286. #define RT5616_MB1_OC_CLR (0x1 << 3)
  1287. #define RT5616_MB1_OC_CLR_SFT 3
  1288. #define RT5616_STA_GPIO8 (0x1)
  1289. #define RT5616_STA_GPIO8_BIT 0
  1290. /* Internal Status and GPIO status (0xbf) */
  1291. #define RT5616_STA_JD3 (0x1 << 15)
  1292. #define RT5616_STA_JD3_BIT 15
  1293. #define RT5616_STA_JD2 (0x1 << 14)
  1294. #define RT5616_STA_JD2_BIT 14
  1295. #define RT5616_STA_JD1_2 (0x1 << 13)
  1296. #define RT5616_STA_JD1_2_BIT 13
  1297. #define RT5616_STA_JD1_1 (0x1 << 12)
  1298. #define RT5616_STA_JD1_1_BIT 12
  1299. #define RT5616_STA_GP7 (0x1 << 11)
  1300. #define RT5616_STA_GP7_BIT 11
  1301. #define RT5616_STA_GP6 (0x1 << 10)
  1302. #define RT5616_STA_GP6_BIT 10
  1303. #define RT5616_STA_GP5 (0x1 << 9)
  1304. #define RT5616_STA_GP5_BIT 9
  1305. #define RT5616_STA_GP1 (0x1 << 8)
  1306. #define RT5616_STA_GP1_BIT 8
  1307. #define RT5616_STA_GP2 (0x1 << 7)
  1308. #define RT5616_STA_GP2_BIT 7
  1309. #define RT5616_STA_GP3 (0x1 << 6)
  1310. #define RT5616_STA_GP3_BIT 6
  1311. #define RT5616_STA_GP4 (0x1 << 5)
  1312. #define RT5616_STA_GP4_BIT 5
  1313. #define RT5616_STA_GP_JD (0x1 << 4)
  1314. #define RT5616_STA_GP_JD_BIT 4
  1315. /* GPIO Control 1 (0xc0) */
  1316. #define RT5616_GP1_PIN_MASK (0x1 << 15)
  1317. #define RT5616_GP1_PIN_SFT 15
  1318. #define RT5616_GP1_PIN_GPIO1 (0x0 << 15)
  1319. #define RT5616_GP1_PIN_IRQ (0x1 << 15)
  1320. #define RT5616_GP2_PIN_MASK (0x1 << 14)
  1321. #define RT5616_GP2_PIN_SFT 14
  1322. #define RT5616_GP2_PIN_GPIO2 (0x0 << 14)
  1323. #define RT5616_GP2_PIN_DMIC1_SCL (0x1 << 14)
  1324. #define RT5616_GPIO_M_MASK (0x1 << 9)
  1325. #define RT5616_GPIO_M_SFT 9
  1326. #define RT5616_GPIO_M_FLT (0x0 << 9)
  1327. #define RT5616_GPIO_M_PH (0x1 << 9)
  1328. #define RT5616_I2S2_SEL_MASK (0x1 << 8)
  1329. #define RT5616_I2S2_SEL_SFT 8
  1330. #define RT5616_I2S2_SEL_I2S (0x0 << 8)
  1331. #define RT5616_I2S2_SEL_GPIO (0x1 << 8)
  1332. #define RT5616_GP5_PIN_MASK (0x1 << 7)
  1333. #define RT5616_GP5_PIN_SFT 7
  1334. #define RT5616_GP5_PIN_GPIO5 (0x0 << 7)
  1335. #define RT5616_GP5_PIN_IRQ (0x1 << 7)
  1336. #define RT5616_GP6_PIN_MASK (0x1 << 6)
  1337. #define RT5616_GP6_PIN_SFT 6
  1338. #define RT5616_GP6_PIN_GPIO6 (0x0 << 6)
  1339. #define RT5616_GP6_PIN_DMIC_SDA (0x1 << 6)
  1340. #define RT5616_GP7_PIN_MASK (0x1 << 5)
  1341. #define RT5616_GP7_PIN_SFT 5
  1342. #define RT5616_GP7_PIN_GPIO7 (0x0 << 5)
  1343. #define RT5616_GP7_PIN_IRQ (0x1 << 5)
  1344. #define RT5616_GP8_PIN_MASK (0x1 << 4)
  1345. #define RT5616_GP8_PIN_SFT 4
  1346. #define RT5616_GP8_PIN_GPIO8 (0x0 << 4)
  1347. #define RT5616_GP8_PIN_DMIC_SDA (0x1 << 4)
  1348. #define RT5616_GPIO_PDM_SEL_MASK (0x1 << 3)
  1349. #define RT5616_GPIO_PDM_SEL_SFT 3
  1350. #define RT5616_GPIO_PDM_SEL_GPIO (0x0 << 3)
  1351. #define RT5616_GPIO_PDM_SEL_PDM (0x1 << 3)
  1352. /* GPIO Control 2 (0xc1) */
  1353. #define RT5616_GP5_DR_MASK (0x1 << 14)
  1354. #define RT5616_GP5_DR_SFT 14
  1355. #define RT5616_GP5_DR_IN (0x0 << 14)
  1356. #define RT5616_GP5_DR_OUT (0x1 << 14)
  1357. #define RT5616_GP5_OUT_MASK (0x1 << 13)
  1358. #define RT5616_GP5_OUT_SFT 13
  1359. #define RT5616_GP5_OUT_LO (0x0 << 13)
  1360. #define RT5616_GP5_OUT_HI (0x1 << 13)
  1361. #define RT5616_GP5_P_MASK (0x1 << 12)
  1362. #define RT5616_GP5_P_SFT 12
  1363. #define RT5616_GP5_P_NOR (0x0 << 12)
  1364. #define RT5616_GP5_P_INV (0x1 << 12)
  1365. #define RT5616_GP4_DR_MASK (0x1 << 11)
  1366. #define RT5616_GP4_DR_SFT 11
  1367. #define RT5616_GP4_DR_IN (0x0 << 11)
  1368. #define RT5616_GP4_DR_OUT (0x1 << 11)
  1369. #define RT5616_GP4_OUT_MASK (0x1 << 10)
  1370. #define RT5616_GP4_OUT_SFT 10
  1371. #define RT5616_GP4_OUT_LO (0x0 << 10)
  1372. #define RT5616_GP4_OUT_HI (0x1 << 10)
  1373. #define RT5616_GP4_P_MASK (0x1 << 9)
  1374. #define RT5616_GP4_P_SFT 9
  1375. #define RT5616_GP4_P_NOR (0x0 << 9)
  1376. #define RT5616_GP4_P_INV (0x1 << 9)
  1377. #define RT5616_GP3_DR_MASK (0x1 << 8)
  1378. #define RT5616_GP3_DR_SFT 8
  1379. #define RT5616_GP3_DR_IN (0x0 << 8)
  1380. #define RT5616_GP3_DR_OUT (0x1 << 8)
  1381. #define RT5616_GP3_OUT_MASK (0x1 << 7)
  1382. #define RT5616_GP3_OUT_SFT 7
  1383. #define RT5616_GP3_OUT_LO (0x0 << 7)
  1384. #define RT5616_GP3_OUT_HI (0x1 << 7)
  1385. #define RT5616_GP3_P_MASK (0x1 << 6)
  1386. #define RT5616_GP3_P_SFT 6
  1387. #define RT5616_GP3_P_NOR (0x0 << 6)
  1388. #define RT5616_GP3_P_INV (0x1 << 6)
  1389. #define RT5616_GP2_DR_MASK (0x1 << 5)
  1390. #define RT5616_GP2_DR_SFT 5
  1391. #define RT5616_GP2_DR_IN (0x0 << 5)
  1392. #define RT5616_GP2_DR_OUT (0x1 << 5)
  1393. #define RT5616_GP2_OUT_MASK (0x1 << 4)
  1394. #define RT5616_GP2_OUT_SFT 4
  1395. #define RT5616_GP2_OUT_LO (0x0 << 4)
  1396. #define RT5616_GP2_OUT_HI (0x1 << 4)
  1397. #define RT5616_GP2_P_MASK (0x1 << 3)
  1398. #define RT5616_GP2_P_SFT 3
  1399. #define RT5616_GP2_P_NOR (0x0 << 3)
  1400. #define RT5616_GP2_P_INV (0x1 << 3)
  1401. #define RT5616_GP1_DR_MASK (0x1 << 2)
  1402. #define RT5616_GP1_DR_SFT 2
  1403. #define RT5616_GP1_DR_IN (0x0 << 2)
  1404. #define RT5616_GP1_DR_OUT (0x1 << 2)
  1405. #define RT5616_GP1_OUT_MASK (0x1 << 1)
  1406. #define RT5616_GP1_OUT_SFT 1
  1407. #define RT5616_GP1_OUT_LO (0x0 << 1)
  1408. #define RT5616_GP1_OUT_HI (0x1 << 1)
  1409. #define RT5616_GP1_P_MASK (0x1)
  1410. #define RT5616_GP1_P_SFT 0
  1411. #define RT5616_GP1_P_NOR (0x0)
  1412. #define RT5616_GP1_P_INV (0x1)
  1413. /* GPIO Control 3 (0xc2) */
  1414. #define RT5616_GP8_DR_MASK (0x1 << 8)
  1415. #define RT5616_GP8_DR_SFT 8
  1416. #define RT5616_GP8_DR_IN (0x0 << 8)
  1417. #define RT5616_GP8_DR_OUT (0x1 << 8)
  1418. #define RT5616_GP8_OUT_MASK (0x1 << 7)
  1419. #define RT5616_GP8_OUT_SFT 7
  1420. #define RT5616_GP8_OUT_LO (0x0 << 7)
  1421. #define RT5616_GP8_OUT_HI (0x1 << 7)
  1422. #define RT5616_GP8_P_MASK (0x1 << 6)
  1423. #define RT5616_GP8_P_SFT 6
  1424. #define RT5616_GP8_P_NOR (0x0 << 6)
  1425. #define RT5616_GP8_P_INV (0x1 << 6)
  1426. #define RT5616_GP7_DR_MASK (0x1 << 5)
  1427. #define RT5616_GP7_DR_SFT 5
  1428. #define RT5616_GP7_DR_IN (0x0 << 5)
  1429. #define RT5616_GP7_DR_OUT (0x1 << 5)
  1430. #define RT5616_GP7_OUT_MASK (0x1 << 4)
  1431. #define RT5616_GP7_OUT_SFT 4
  1432. #define RT5616_GP7_OUT_LO (0x0 << 4)
  1433. #define RT5616_GP7_OUT_HI (0x1 << 4)
  1434. #define RT5616_GP7_P_MASK (0x1 << 3)
  1435. #define RT5616_GP7_P_SFT 3
  1436. #define RT5616_GP7_P_NOR (0x0 << 3)
  1437. #define RT5616_GP7_P_INV (0x1 << 3)
  1438. #define RT5616_GP6_DR_MASK (0x1 << 2)
  1439. #define RT5616_GP6_DR_SFT 2
  1440. #define RT5616_GP6_DR_IN (0x0 << 2)
  1441. #define RT5616_GP6_DR_OUT (0x1 << 2)
  1442. #define RT5616_GP6_OUT_MASK (0x1 << 1)
  1443. #define RT5616_GP6_OUT_SFT 1
  1444. #define RT5616_GP6_OUT_LO (0x0 << 1)
  1445. #define RT5616_GP6_OUT_HI (0x1 << 1)
  1446. #define RT5616_GP6_P_MASK (0x1)
  1447. #define RT5616_GP6_P_SFT 0
  1448. #define RT5616_GP6_P_NOR (0x0)
  1449. #define RT5616_GP6_P_INV (0x1)
  1450. /* Scramble Control (0xce) */
  1451. #define RT5616_SCB_SWAP_MASK (0x1 << 15)
  1452. #define RT5616_SCB_SWAP_SFT 15
  1453. #define RT5616_SCB_SWAP_DIS (0x0 << 15)
  1454. #define RT5616_SCB_SWAP_EN (0x1 << 15)
  1455. #define RT5616_SCB_MASK (0x1 << 14)
  1456. #define RT5616_SCB_SFT 14
  1457. #define RT5616_SCB_DIS (0x0 << 14)
  1458. #define RT5616_SCB_EN (0x1 << 14)
  1459. /* Baseback Control (0xcf) */
  1460. #define RT5616_BB_MASK (0x1 << 15)
  1461. #define RT5616_BB_SFT 15
  1462. #define RT5616_BB_DIS (0x0 << 15)
  1463. #define RT5616_BB_EN (0x1 << 15)
  1464. #define RT5616_BB_CT_MASK (0x7 << 12)
  1465. #define RT5616_BB_CT_SFT 12
  1466. #define RT5616_BB_CT_A (0x0 << 12)
  1467. #define RT5616_BB_CT_B (0x1 << 12)
  1468. #define RT5616_BB_CT_C (0x2 << 12)
  1469. #define RT5616_BB_CT_D (0x3 << 12)
  1470. #define RT5616_M_BB_L_MASK (0x1 << 9)
  1471. #define RT5616_M_BB_L_SFT 9
  1472. #define RT5616_M_BB_R_MASK (0x1 << 8)
  1473. #define RT5616_M_BB_R_SFT 8
  1474. #define RT5616_M_BB_HPF_L_MASK (0x1 << 7)
  1475. #define RT5616_M_BB_HPF_L_SFT 7
  1476. #define RT5616_M_BB_HPF_R_MASK (0x1 << 6)
  1477. #define RT5616_M_BB_HPF_R_SFT 6
  1478. #define RT5616_G_BB_BST_MASK (0x3f)
  1479. #define RT5616_G_BB_BST_SFT 0
  1480. /* MP3 Plus Control 1 (0xd0) */
  1481. #define RT5616_M_MP3_L_MASK (0x1 << 15)
  1482. #define RT5616_M_MP3_L_SFT 15
  1483. #define RT5616_M_MP3_R_MASK (0x1 << 14)
  1484. #define RT5616_M_MP3_R_SFT 14
  1485. #define RT5616_M_MP3_MASK (0x1 << 13)
  1486. #define RT5616_M_MP3_SFT 13
  1487. #define RT5616_M_MP3_DIS (0x0 << 13)
  1488. #define RT5616_M_MP3_EN (0x1 << 13)
  1489. #define RT5616_EG_MP3_MASK (0x1f << 8)
  1490. #define RT5616_EG_MP3_SFT 8
  1491. #define RT5616_MP3_HLP_MASK (0x1 << 7)
  1492. #define RT5616_MP3_HLP_SFT 7
  1493. #define RT5616_MP3_HLP_DIS (0x0 << 7)
  1494. #define RT5616_MP3_HLP_EN (0x1 << 7)
  1495. #define RT5616_M_MP3_ORG_L_MASK (0x1 << 6)
  1496. #define RT5616_M_MP3_ORG_L_SFT 6
  1497. #define RT5616_M_MP3_ORG_R_MASK (0x1 << 5)
  1498. #define RT5616_M_MP3_ORG_R_SFT 5
  1499. /* MP3 Plus Control 2 (0xd1) */
  1500. #define RT5616_MP3_WT_MASK (0x1 << 13)
  1501. #define RT5616_MP3_WT_SFT 13
  1502. #define RT5616_MP3_WT_1_4 (0x0 << 13)
  1503. #define RT5616_MP3_WT_1_2 (0x1 << 13)
  1504. #define RT5616_OG_MP3_MASK (0x1f << 8)
  1505. #define RT5616_OG_MP3_SFT 8
  1506. #define RT5616_HG_MP3_MASK (0x3f)
  1507. #define RT5616_HG_MP3_SFT 0
  1508. /* 3D HP Control 1 (0xd2) */
  1509. #define RT5616_3D_CF_MASK (0x1 << 15)
  1510. #define RT5616_3D_CF_SFT 15
  1511. #define RT5616_3D_CF_DIS (0x0 << 15)
  1512. #define RT5616_3D_CF_EN (0x1 << 15)
  1513. #define RT5616_3D_HP_MASK (0x1 << 14)
  1514. #define RT5616_3D_HP_SFT 14
  1515. #define RT5616_3D_HP_DIS (0x0 << 14)
  1516. #define RT5616_3D_HP_EN (0x1 << 14)
  1517. #define RT5616_3D_BT_MASK (0x1 << 13)
  1518. #define RT5616_3D_BT_SFT 13
  1519. #define RT5616_3D_BT_DIS (0x0 << 13)
  1520. #define RT5616_3D_BT_EN (0x1 << 13)
  1521. #define RT5616_3D_1F_MIX_MASK (0x3 << 11)
  1522. #define RT5616_3D_1F_MIX_SFT 11
  1523. #define RT5616_3D_HP_M_MASK (0x1 << 10)
  1524. #define RT5616_3D_HP_M_SFT 10
  1525. #define RT5616_3D_HP_M_SUR (0x0 << 10)
  1526. #define RT5616_3D_HP_M_FRO (0x1 << 10)
  1527. #define RT5616_M_3D_HRTF_MASK (0x1 << 9)
  1528. #define RT5616_M_3D_HRTF_SFT 9
  1529. #define RT5616_M_3D_D2H_MASK (0x1 << 8)
  1530. #define RT5616_M_3D_D2H_SFT 8
  1531. #define RT5616_M_3D_D2R_MASK (0x1 << 7)
  1532. #define RT5616_M_3D_D2R_SFT 7
  1533. #define RT5616_M_3D_REVB_MASK (0x1 << 6)
  1534. #define RT5616_M_3D_REVB_SFT 6
  1535. /* Adjustable high pass filter control 1 (0xd3) */
  1536. #define RT5616_2ND_HPF_MASK (0x1 << 15)
  1537. #define RT5616_2ND_HPF_SFT 15
  1538. #define RT5616_2ND_HPF_DIS (0x0 << 15)
  1539. #define RT5616_2ND_HPF_EN (0x1 << 15)
  1540. #define RT5616_HPF_CF_L_MASK (0x7 << 12)
  1541. #define RT5616_HPF_CF_L_SFT 12
  1542. #define RT5616_HPF_CF_R_MASK (0x7 << 8)
  1543. #define RT5616_HPF_CF_R_SFT 8
  1544. #define RT5616_ZD_T_MASK (0x3 << 6)
  1545. #define RT5616_ZD_T_SFT 6
  1546. #define RT5616_ZD_F_MASK (0x3 << 4)
  1547. #define RT5616_ZD_F_SFT 4
  1548. #define RT5616_ZD_F_IM (0x0 << 4)
  1549. #define RT5616_ZD_F_ZC_IM (0x1 << 4)
  1550. #define RT5616_ZD_F_ZC_IOD (0x2 << 4)
  1551. #define RT5616_ZD_F_UN (0x3 << 4)
  1552. /* Adjustable high pass filter control 2 (0xd4) */
  1553. #define RT5616_HPF_CF_L_NUM_MASK (0x3f << 8)
  1554. #define RT5616_HPF_CF_L_NUM_SFT 8
  1555. #define RT5616_HPF_CF_R_NUM_MASK (0x3f)
  1556. #define RT5616_HPF_CF_R_NUM_SFT 0
  1557. /* HP calibration control and Amp detection (0xd6) */
  1558. #define RT5616_SI_DAC_MASK (0x1 << 11)
  1559. #define RT5616_SI_DAC_SFT 11
  1560. #define RT5616_SI_DAC_AUTO (0x0 << 11)
  1561. #define RT5616_SI_DAC_TEST (0x1 << 11)
  1562. #define RT5616_DC_CAL_M_MASK (0x1 << 10)
  1563. #define RT5616_DC_CAL_M_SFT 10
  1564. #define RT5616_DC_CAL_M_NOR (0x0 << 10)
  1565. #define RT5616_DC_CAL_M_CAL (0x1 << 10)
  1566. #define RT5616_DC_CAL_MASK (0x1 << 9)
  1567. #define RT5616_DC_CAL_SFT 9
  1568. #define RT5616_DC_CAL_DIS (0x0 << 9)
  1569. #define RT5616_DC_CAL_EN (0x1 << 9)
  1570. #define RT5616_HPD_RCV_MASK (0x7 << 6)
  1571. #define RT5616_HPD_RCV_SFT 6
  1572. #define RT5616_HPD_PS_MASK (0x1 << 5)
  1573. #define RT5616_HPD_PS_SFT 5
  1574. #define RT5616_HPD_PS_DIS (0x0 << 5)
  1575. #define RT5616_HPD_PS_EN (0x1 << 5)
  1576. #define RT5616_CAL_M_MASK (0x1 << 4)
  1577. #define RT5616_CAL_M_SFT 4
  1578. #define RT5616_CAL_M_DEP (0x0 << 4)
  1579. #define RT5616_CAL_M_CAL (0x1 << 4)
  1580. #define RT5616_CAL_MASK (0x1 << 3)
  1581. #define RT5616_CAL_SFT 3
  1582. #define RT5616_CAL_DIS (0x0 << 3)
  1583. #define RT5616_CAL_EN (0x1 << 3)
  1584. #define RT5616_CAL_TEST_MASK (0x1 << 2)
  1585. #define RT5616_CAL_TEST_SFT 2
  1586. #define RT5616_CAL_TEST_DIS (0x0 << 2)
  1587. #define RT5616_CAL_TEST_EN (0x1 << 2)
  1588. #define RT5616_CAL_P_MASK (0x3)
  1589. #define RT5616_CAL_P_SFT 0
  1590. #define RT5616_CAL_P_NONE (0x0)
  1591. #define RT5616_CAL_P_CAL (0x1)
  1592. #define RT5616_CAL_P_DAC_CAL (0x2)
  1593. /* Soft volume and zero cross control 1 (0xd9) */
  1594. #define RT5616_SV_MASK (0x1 << 15)
  1595. #define RT5616_SV_SFT 15
  1596. #define RT5616_SV_DIS (0x0 << 15)
  1597. #define RT5616_SV_EN (0x1 << 15)
  1598. #define RT5616_OUT_SV_MASK (0x1 << 13)
  1599. #define RT5616_OUT_SV_SFT 13
  1600. #define RT5616_OUT_SV_DIS (0x0 << 13)
  1601. #define RT5616_OUT_SV_EN (0x1 << 13)
  1602. #define RT5616_HP_SV_MASK (0x1 << 12)
  1603. #define RT5616_HP_SV_SFT 12
  1604. #define RT5616_HP_SV_DIS (0x0 << 12)
  1605. #define RT5616_HP_SV_EN (0x1 << 12)
  1606. #define RT5616_ZCD_DIG_MASK (0x1 << 11)
  1607. #define RT5616_ZCD_DIG_SFT 11
  1608. #define RT5616_ZCD_DIG_DIS (0x0 << 11)
  1609. #define RT5616_ZCD_DIG_EN (0x1 << 11)
  1610. #define RT5616_ZCD_MASK (0x1 << 10)
  1611. #define RT5616_ZCD_SFT 10
  1612. #define RT5616_ZCD_PD (0x0 << 10)
  1613. #define RT5616_ZCD_PU (0x1 << 10)
  1614. #define RT5616_M_ZCD_MASK (0x3f << 4)
  1615. #define RT5616_M_ZCD_SFT 4
  1616. #define RT5616_M_ZCD_OM_L (0x1 << 7)
  1617. #define RT5616_M_ZCD_OM_R (0x1 << 6)
  1618. #define RT5616_M_ZCD_RM_L (0x1 << 5)
  1619. #define RT5616_M_ZCD_RM_R (0x1 << 4)
  1620. #define RT5616_SV_DLY_MASK (0xf)
  1621. #define RT5616_SV_DLY_SFT 0
  1622. /* Soft volume and zero cross control 2 (0xda) */
  1623. #define RT5616_ZCD_HP_MASK (0x1 << 15)
  1624. #define RT5616_ZCD_HP_SFT 15
  1625. #define RT5616_ZCD_HP_DIS (0x0 << 15)
  1626. #define RT5616_ZCD_HP_EN (0x1 << 15)
  1627. /* Digital Misc Control (0xfa) */
  1628. #define RT5616_I2S2_MS_SP_MASK (0x1 << 8)
  1629. #define RT5616_I2S2_MS_SP_SEL 8
  1630. #define RT5616_I2S2_MS_SP_64 (0x0 << 8)
  1631. #define RT5616_I2S2_MS_SP_50 (0x1 << 8)
  1632. #define RT5616_CLK_DET_EN (0x1 << 3)
  1633. #define RT5616_CLK_DET_EN_SFT 3
  1634. #define RT5616_AMP_DET_EN (0x1 << 1)
  1635. #define RT5616_AMP_DET_EN_SFT 1
  1636. #define RT5616_D_GATE_EN (0x1)
  1637. #define RT5616_D_GATE_EN_SFT 0
  1638. /* Codec Private Register definition */
  1639. /* 3D Speaker Control (0x63) */
  1640. #define RT5616_3D_SPK_MASK (0x1 << 15)
  1641. #define RT5616_3D_SPK_SFT 15
  1642. #define RT5616_3D_SPK_DIS (0x0 << 15)
  1643. #define RT5616_3D_SPK_EN (0x1 << 15)
  1644. #define RT5616_3D_SPK_M_MASK (0x3 << 13)
  1645. #define RT5616_3D_SPK_M_SFT 13
  1646. #define RT5616_3D_SPK_CG_MASK (0x1f << 8)
  1647. #define RT5616_3D_SPK_CG_SFT 8
  1648. #define RT5616_3D_SPK_SG_MASK (0x1f)
  1649. #define RT5616_3D_SPK_SG_SFT 0
  1650. /* Wind Noise Detection Control 1 (0x6c) */
  1651. #define RT5616_WND_MASK (0x1 << 15)
  1652. #define RT5616_WND_SFT 15
  1653. #define RT5616_WND_DIS (0x0 << 15)
  1654. #define RT5616_WND_EN (0x1 << 15)
  1655. /* Wind Noise Detection Control 2 (0x6d) */
  1656. #define RT5616_WND_FC_NW_MASK (0x3f << 10)
  1657. #define RT5616_WND_FC_NW_SFT 10
  1658. #define RT5616_WND_FC_WK_MASK (0x3f << 4)
  1659. #define RT5616_WND_FC_WK_SFT 4
  1660. /* Wind Noise Detection Control 3 (0x6e) */
  1661. #define RT5616_HPF_FC_MASK (0x3f << 6)
  1662. #define RT5616_HPF_FC_SFT 6
  1663. #define RT5616_WND_FC_ST_MASK (0x3f)
  1664. #define RT5616_WND_FC_ST_SFT 0
  1665. /* Wind Noise Detection Control 4 (0x6f) */
  1666. #define RT5616_WND_TH_LO_MASK (0x3ff)
  1667. #define RT5616_WND_TH_LO_SFT 0
  1668. /* Wind Noise Detection Control 5 (0x70) */
  1669. #define RT5616_WND_TH_HI_MASK (0x3ff)
  1670. #define RT5616_WND_TH_HI_SFT 0
  1671. /* Wind Noise Detection Control 8 (0x73) */
  1672. #define RT5616_WND_WIND_MASK (0x1 << 13) /* Read-Only */
  1673. #define RT5616_WND_WIND_SFT 13
  1674. #define RT5616_WND_STRONG_MASK (0x1 << 12) /* Read-Only */
  1675. #define RT5616_WND_STRONG_SFT 12
  1676. enum {
  1677. RT5616_NO_WIND,
  1678. RT5616_BREEZE,
  1679. RT5616_STORM,
  1680. };
  1681. /* Dipole Speaker Interface (0x75) */
  1682. #define RT5616_DP_ATT_MASK (0x3 << 14)
  1683. #define RT5616_DP_ATT_SFT 14
  1684. #define RT5616_DP_SPK_MASK (0x1 << 10)
  1685. #define RT5616_DP_SPK_SFT 10
  1686. #define RT5616_DP_SPK_DIS (0x0 << 10)
  1687. #define RT5616_DP_SPK_EN (0x1 << 10)
  1688. /* EQ Pre Volume Control (0xb3) */
  1689. #define RT5616_EQ_PRE_VOL_MASK (0xffff)
  1690. #define RT5616_EQ_PRE_VOL_SFT 0
  1691. /* EQ Post Volume Control (0xb4) */
  1692. #define RT5616_EQ_PST_VOL_MASK (0xffff)
  1693. #define RT5616_EQ_PST_VOL_SFT 0
  1694. /* System Clock Source */
  1695. enum {
  1696. RT5616_SCLK_S_MCLK,
  1697. RT5616_SCLK_S_PLL1,
  1698. };
  1699. /* PLL1 Source */
  1700. enum {
  1701. RT5616_PLL1_S_MCLK,
  1702. RT5616_PLL1_S_BCLK1,
  1703. RT5616_PLL1_S_BCLK2,
  1704. };
  1705. enum {
  1706. RT5616_AIF1,
  1707. RT5616_AIFS,
  1708. };
  1709. #endif /* __RT5616_H__ */