pcm186x.h 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Texas Instruments PCM186x Universal Audio ADC
  4. *
  5. * Copyright (C) 2015-2017 Texas Instruments Incorporated - https://www.ti.com
  6. * Andreas Dannenberg <dannenberg@ti.com>
  7. * Andrew F. Davis <afd@ti.com>
  8. */
  9. #ifndef _PCM186X_H_
  10. #define _PCM186X_H_
  11. #include <linux/pm.h>
  12. #include <linux/regmap.h>
  13. enum pcm186x_type {
  14. PCM1862,
  15. PCM1863,
  16. PCM1864,
  17. PCM1865,
  18. };
  19. #define PCM186X_RATES SNDRV_PCM_RATE_8000_192000
  20. #define PCM186X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | \
  21. SNDRV_PCM_FMTBIT_S20_3LE |\
  22. SNDRV_PCM_FMTBIT_S24_LE | \
  23. SNDRV_PCM_FMTBIT_S32_LE)
  24. #define PCM186X_PAGE_LEN 0x0100
  25. #define PCM186X_PAGE_BASE(n) (PCM186X_PAGE_LEN * n)
  26. /* The page selection register address is the same on all pages */
  27. #define PCM186X_PAGE 0
  28. /* Register Definitions - Page 0 */
  29. #define PCM186X_PGA_VAL_CH1_L (PCM186X_PAGE_BASE(0) + 1)
  30. #define PCM186X_PGA_VAL_CH1_R (PCM186X_PAGE_BASE(0) + 2)
  31. #define PCM186X_PGA_VAL_CH2_L (PCM186X_PAGE_BASE(0) + 3)
  32. #define PCM186X_PGA_VAL_CH2_R (PCM186X_PAGE_BASE(0) + 4)
  33. #define PCM186X_PGA_CTRL (PCM186X_PAGE_BASE(0) + 5)
  34. #define PCM186X_ADC1_INPUT_SEL_L (PCM186X_PAGE_BASE(0) + 6)
  35. #define PCM186X_ADC1_INPUT_SEL_R (PCM186X_PAGE_BASE(0) + 7)
  36. #define PCM186X_ADC2_INPUT_SEL_L (PCM186X_PAGE_BASE(0) + 8)
  37. #define PCM186X_ADC2_INPUT_SEL_R (PCM186X_PAGE_BASE(0) + 9)
  38. #define PCM186X_AUXADC_INPUT_SEL (PCM186X_PAGE_BASE(0) + 10)
  39. #define PCM186X_PCM_CFG (PCM186X_PAGE_BASE(0) + 11)
  40. #define PCM186X_TDM_TX_SEL (PCM186X_PAGE_BASE(0) + 12)
  41. #define PCM186X_TDM_TX_OFFSET (PCM186X_PAGE_BASE(0) + 13)
  42. #define PCM186X_TDM_RX_OFFSET (PCM186X_PAGE_BASE(0) + 14)
  43. #define PCM186X_DPGA_VAL_CH1_L (PCM186X_PAGE_BASE(0) + 15)
  44. #define PCM186X_GPIO1_0_CTRL (PCM186X_PAGE_BASE(0) + 16)
  45. #define PCM186X_GPIO3_2_CTRL (PCM186X_PAGE_BASE(0) + 17)
  46. #define PCM186X_GPIO1_0_DIR_CTRL (PCM186X_PAGE_BASE(0) + 18)
  47. #define PCM186X_GPIO3_2_DIR_CTRL (PCM186X_PAGE_BASE(0) + 19)
  48. #define PCM186X_GPIO_IN_OUT (PCM186X_PAGE_BASE(0) + 20)
  49. #define PCM186X_GPIO_PULL_CTRL (PCM186X_PAGE_BASE(0) + 21)
  50. #define PCM186X_DPGA_VAL_CH1_R (PCM186X_PAGE_BASE(0) + 22)
  51. #define PCM186X_DPGA_VAL_CH2_L (PCM186X_PAGE_BASE(0) + 23)
  52. #define PCM186X_DPGA_VAL_CH2_R (PCM186X_PAGE_BASE(0) + 24)
  53. #define PCM186X_DPGA_GAIN_CTRL (PCM186X_PAGE_BASE(0) + 25)
  54. #define PCM186X_DPGA_MIC_CTRL (PCM186X_PAGE_BASE(0) + 26)
  55. #define PCM186X_DIN_RESAMP_CTRL (PCM186X_PAGE_BASE(0) + 27)
  56. #define PCM186X_CLK_CTRL (PCM186X_PAGE_BASE(0) + 32)
  57. #define PCM186X_DSP1_CLK_DIV (PCM186X_PAGE_BASE(0) + 33)
  58. #define PCM186X_DSP2_CLK_DIV (PCM186X_PAGE_BASE(0) + 34)
  59. #define PCM186X_ADC_CLK_DIV (PCM186X_PAGE_BASE(0) + 35)
  60. #define PCM186X_PLL_SCK_DIV (PCM186X_PAGE_BASE(0) + 37)
  61. #define PCM186X_BCK_DIV (PCM186X_PAGE_BASE(0) + 38)
  62. #define PCM186X_LRK_DIV (PCM186X_PAGE_BASE(0) + 39)
  63. #define PCM186X_PLL_CTRL (PCM186X_PAGE_BASE(0) + 40)
  64. #define PCM186X_PLL_P_DIV (PCM186X_PAGE_BASE(0) + 41)
  65. #define PCM186X_PLL_R_DIV (PCM186X_PAGE_BASE(0) + 42)
  66. #define PCM186X_PLL_J_DIV (PCM186X_PAGE_BASE(0) + 43)
  67. #define PCM186X_PLL_D_DIV_LSB (PCM186X_PAGE_BASE(0) + 44)
  68. #define PCM186X_PLL_D_DIV_MSB (PCM186X_PAGE_BASE(0) + 45)
  69. #define PCM186X_SIGDET_MODE (PCM186X_PAGE_BASE(0) + 48)
  70. #define PCM186X_SIGDET_MASK (PCM186X_PAGE_BASE(0) + 49)
  71. #define PCM186X_SIGDET_STAT (PCM186X_PAGE_BASE(0) + 50)
  72. #define PCM186X_SIGDET_LOSS_TIME (PCM186X_PAGE_BASE(0) + 52)
  73. #define PCM186X_SIGDET_SCAN_TIME (PCM186X_PAGE_BASE(0) + 53)
  74. #define PCM186X_SIGDET_INT_INTVL (PCM186X_PAGE_BASE(0) + 54)
  75. #define PCM186X_SIGDET_DC_REF_CH1_L (PCM186X_PAGE_BASE(0) + 64)
  76. #define PCM186X_SIGDET_DC_DIFF_CH1_L (PCM186X_PAGE_BASE(0) + 65)
  77. #define PCM186X_SIGDET_DC_LEV_CH1_L (PCM186X_PAGE_BASE(0) + 66)
  78. #define PCM186X_SIGDET_DC_REF_CH1_R (PCM186X_PAGE_BASE(0) + 67)
  79. #define PCM186X_SIGDET_DC_DIFF_CH1_R (PCM186X_PAGE_BASE(0) + 68)
  80. #define PCM186X_SIGDET_DC_LEV_CH1_R (PCM186X_PAGE_BASE(0) + 69)
  81. #define PCM186X_SIGDET_DC_REF_CH2_L (PCM186X_PAGE_BASE(0) + 70)
  82. #define PCM186X_SIGDET_DC_DIFF_CH2_L (PCM186X_PAGE_BASE(0) + 71)
  83. #define PCM186X_SIGDET_DC_LEV_CH2_L (PCM186X_PAGE_BASE(0) + 72)
  84. #define PCM186X_SIGDET_DC_REF_CH2_R (PCM186X_PAGE_BASE(0) + 73)
  85. #define PCM186X_SIGDET_DC_DIFF_CH2_R (PCM186X_PAGE_BASE(0) + 74)
  86. #define PCM186X_SIGDET_DC_LEV_CH2_R (PCM186X_PAGE_BASE(0) + 75)
  87. #define PCM186X_SIGDET_DC_REF_CH3_L (PCM186X_PAGE_BASE(0) + 76)
  88. #define PCM186X_SIGDET_DC_DIFF_CH3_L (PCM186X_PAGE_BASE(0) + 77)
  89. #define PCM186X_SIGDET_DC_LEV_CH3_L (PCM186X_PAGE_BASE(0) + 78)
  90. #define PCM186X_SIGDET_DC_REF_CH3_R (PCM186X_PAGE_BASE(0) + 79)
  91. #define PCM186X_SIGDET_DC_DIFF_CH3_R (PCM186X_PAGE_BASE(0) + 80)
  92. #define PCM186X_SIGDET_DC_LEV_CH3_R (PCM186X_PAGE_BASE(0) + 81)
  93. #define PCM186X_SIGDET_DC_REF_CH4_L (PCM186X_PAGE_BASE(0) + 82)
  94. #define PCM186X_SIGDET_DC_DIFF_CH4_L (PCM186X_PAGE_BASE(0) + 83)
  95. #define PCM186X_SIGDET_DC_LEV_CH4_L (PCM186X_PAGE_BASE(0) + 84)
  96. #define PCM186X_SIGDET_DC_REF_CH4_R (PCM186X_PAGE_BASE(0) + 85)
  97. #define PCM186X_SIGDET_DC_DIFF_CH4_R (PCM186X_PAGE_BASE(0) + 86)
  98. #define PCM186X_SIGDET_DC_LEV_CH4_R (PCM186X_PAGE_BASE(0) + 87)
  99. #define PCM186X_AUXADC_DATA_CTRL (PCM186X_PAGE_BASE(0) + 88)
  100. #define PCM186X_AUXADC_DATA_LSB (PCM186X_PAGE_BASE(0) + 89)
  101. #define PCM186X_AUXADC_DATA_MSB (PCM186X_PAGE_BASE(0) + 90)
  102. #define PCM186X_INT_ENABLE (PCM186X_PAGE_BASE(0) + 96)
  103. #define PCM186X_INT_FLAG (PCM186X_PAGE_BASE(0) + 97)
  104. #define PCM186X_INT_POL_WIDTH (PCM186X_PAGE_BASE(0) + 98)
  105. #define PCM186X_POWER_CTRL (PCM186X_PAGE_BASE(0) + 112)
  106. #define PCM186X_FILTER_MUTE_CTRL (PCM186X_PAGE_BASE(0) + 113)
  107. #define PCM186X_DEVICE_STATUS (PCM186X_PAGE_BASE(0) + 114)
  108. #define PCM186X_FSAMPLE_STATUS (PCM186X_PAGE_BASE(0) + 115)
  109. #define PCM186X_DIV_STATUS (PCM186X_PAGE_BASE(0) + 116)
  110. #define PCM186X_CLK_STATUS (PCM186X_PAGE_BASE(0) + 117)
  111. #define PCM186X_SUPPLY_STATUS (PCM186X_PAGE_BASE(0) + 120)
  112. /* Register Definitions - Page 1 */
  113. #define PCM186X_MMAP_STAT_CTRL (PCM186X_PAGE_BASE(1) + 1)
  114. #define PCM186X_MMAP_ADDRESS (PCM186X_PAGE_BASE(1) + 2)
  115. #define PCM186X_MEM_WDATA0 (PCM186X_PAGE_BASE(1) + 4)
  116. #define PCM186X_MEM_WDATA1 (PCM186X_PAGE_BASE(1) + 5)
  117. #define PCM186X_MEM_WDATA2 (PCM186X_PAGE_BASE(1) + 6)
  118. #define PCM186X_MEM_WDATA3 (PCM186X_PAGE_BASE(1) + 7)
  119. #define PCM186X_MEM_RDATA0 (PCM186X_PAGE_BASE(1) + 8)
  120. #define PCM186X_MEM_RDATA1 (PCM186X_PAGE_BASE(1) + 9)
  121. #define PCM186X_MEM_RDATA2 (PCM186X_PAGE_BASE(1) + 10)
  122. #define PCM186X_MEM_RDATA3 (PCM186X_PAGE_BASE(1) + 11)
  123. /* Register Definitions - Page 3 */
  124. #define PCM186X_OSC_PWR_DOWN_CTRL (PCM186X_PAGE_BASE(3) + 18)
  125. #define PCM186X_MIC_BIAS_CTRL (PCM186X_PAGE_BASE(3) + 21)
  126. /* Register Definitions - Page 253 */
  127. #define PCM186X_CURR_TRIM_CTRL (PCM186X_PAGE_BASE(253) + 20)
  128. #define PCM186X_MAX_REGISTER PCM186X_CURR_TRIM_CTRL
  129. /* PCM186X_PAGE */
  130. #define PCM186X_RESET 0xfe
  131. /* PCM186X_ADCX_INPUT_SEL_X */
  132. #define PCM186X_ADC_INPUT_SEL_POL BIT(7)
  133. #define PCM186X_ADC_INPUT_SEL_MASK GENMASK(5, 0)
  134. /* PCM186X_PCM_CFG */
  135. #define PCM186X_PCM_CFG_RX_WLEN_MASK GENMASK(7, 6)
  136. #define PCM186X_PCM_CFG_RX_WLEN_SHIFT 6
  137. #define PCM186X_PCM_CFG_RX_WLEN_32 0x00
  138. #define PCM186X_PCM_CFG_RX_WLEN_24 0x01
  139. #define PCM186X_PCM_CFG_RX_WLEN_20 0x02
  140. #define PCM186X_PCM_CFG_RX_WLEN_16 0x03
  141. #define PCM186X_PCM_CFG_TDM_LRCK_MODE BIT(4)
  142. #define PCM186X_PCM_CFG_TX_WLEN_MASK GENMASK(3, 2)
  143. #define PCM186X_PCM_CFG_TX_WLEN_SHIFT 2
  144. #define PCM186X_PCM_CFG_TX_WLEN_32 0x00
  145. #define PCM186X_PCM_CFG_TX_WLEN_24 0x01
  146. #define PCM186X_PCM_CFG_TX_WLEN_20 0x02
  147. #define PCM186X_PCM_CFG_TX_WLEN_16 0x03
  148. #define PCM186X_PCM_CFG_FMT_MASK GENMASK(1, 0)
  149. #define PCM186X_PCM_CFG_FMT_SHIFT 0
  150. #define PCM186X_PCM_CFG_FMT_I2S 0x00
  151. #define PCM186X_PCM_CFG_FMT_LEFTJ 0x01
  152. #define PCM186X_PCM_CFG_FMT_RIGHTJ 0x02
  153. #define PCM186X_PCM_CFG_FMT_TDM 0x03
  154. /* PCM186X_TDM_TX_SEL */
  155. #define PCM186X_TDM_TX_SEL_2CH 0x00
  156. #define PCM186X_TDM_TX_SEL_4CH 0x01
  157. #define PCM186X_TDM_TX_SEL_6CH 0x02
  158. #define PCM186X_TDM_TX_SEL_MASK 0x03
  159. /* PCM186X_CLK_CTRL */
  160. #define PCM186X_CLK_CTRL_SCK_XI_SEL1 BIT(7)
  161. #define PCM186X_CLK_CTRL_SCK_XI_SEL0 BIT(6)
  162. #define PCM186X_CLK_CTRL_SCK_SRC_PLL BIT(5)
  163. #define PCM186X_CLK_CTRL_MST_MODE BIT(4)
  164. #define PCM186X_CLK_CTRL_ADC_SRC_PLL BIT(3)
  165. #define PCM186X_CLK_CTRL_DSP2_SRC_PLL BIT(2)
  166. #define PCM186X_CLK_CTRL_DSP1_SRC_PLL BIT(1)
  167. #define PCM186X_CLK_CTRL_CLKDET_EN BIT(0)
  168. /* PCM186X_PLL_CTRL */
  169. #define PCM186X_PLL_CTRL_LOCK BIT(4)
  170. #define PCM186X_PLL_CTRL_REF_SEL BIT(1)
  171. #define PCM186X_PLL_CTRL_EN BIT(0)
  172. /* PCM186X_POWER_CTRL */
  173. #define PCM186X_PWR_CTRL_PWRDN BIT(2)
  174. #define PCM186X_PWR_CTRL_SLEEP BIT(1)
  175. #define PCM186X_PWR_CTRL_STBY BIT(0)
  176. /* PCM186X_CLK_STATUS */
  177. #define PCM186X_CLK_STATUS_LRCKHLT BIT(6)
  178. #define PCM186X_CLK_STATUS_BCKHLT BIT(5)
  179. #define PCM186X_CLK_STATUS_SCKHLT BIT(4)
  180. #define PCM186X_CLK_STATUS_LRCKERR BIT(2)
  181. #define PCM186X_CLK_STATUS_BCKERR BIT(1)
  182. #define PCM186X_CLK_STATUS_SCKERR BIT(0)
  183. /* PCM186X_SUPPLY_STATUS */
  184. #define PCM186X_SUPPLY_STATUS_DVDD BIT(2)
  185. #define PCM186X_SUPPLY_STATUS_AVDD BIT(1)
  186. #define PCM186X_SUPPLY_STATUS_LDO BIT(0)
  187. /* PCM186X_MMAP_STAT_CTRL */
  188. #define PCM186X_MMAP_STAT_DONE BIT(4)
  189. #define PCM186X_MMAP_STAT_BUSY BIT(2)
  190. #define PCM186X_MMAP_STAT_R_REQ BIT(1)
  191. #define PCM186X_MMAP_STAT_W_REQ BIT(0)
  192. extern const struct regmap_config pcm186x_regmap;
  193. int pcm186x_probe(struct device *dev, enum pcm186x_type type, int irq,
  194. struct regmap *regmap);
  195. #endif /* _PCM186X_H_ */