max98371.c 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * max98371.c -- ALSA SoC Stereo MAX98371 driver
  4. *
  5. * Copyright 2015-16 Maxim Integrated Products
  6. */
  7. #include <linux/i2c.h>
  8. #include <linux/module.h>
  9. #include <linux/regmap.h>
  10. #include <linux/slab.h>
  11. #include <sound/pcm.h>
  12. #include <sound/pcm_params.h>
  13. #include <sound/soc.h>
  14. #include <sound/tlv.h>
  15. #include "max98371.h"
  16. static const char *const monomix_text[] = {
  17. "Left", "Right", "LeftRightDiv2",
  18. };
  19. static const char *const hpf_cutoff_txt[] = {
  20. "Disable", "DC Block", "50Hz",
  21. "100Hz", "200Hz", "400Hz", "800Hz",
  22. };
  23. static SOC_ENUM_SINGLE_DECL(max98371_monomix, MAX98371_MONOMIX_CFG, 0,
  24. monomix_text);
  25. static SOC_ENUM_SINGLE_DECL(max98371_hpf_cutoff, MAX98371_HPF, 0,
  26. hpf_cutoff_txt);
  27. static const DECLARE_TLV_DB_RANGE(max98371_dht_min_gain,
  28. 0, 1, TLV_DB_SCALE_ITEM(537, 66, 0),
  29. 2, 3, TLV_DB_SCALE_ITEM(677, 82, 0),
  30. 4, 5, TLV_DB_SCALE_ITEM(852, 104, 0),
  31. 6, 7, TLV_DB_SCALE_ITEM(1072, 131, 0),
  32. 8, 9, TLV_DB_SCALE_ITEM(1350, 165, 0),
  33. 10, 11, TLV_DB_SCALE_ITEM(1699, 101, 0),
  34. );
  35. static const DECLARE_TLV_DB_RANGE(max98371_dht_max_gain,
  36. 0, 1, TLV_DB_SCALE_ITEM(537, 66, 0),
  37. 2, 3, TLV_DB_SCALE_ITEM(677, 82, 0),
  38. 4, 5, TLV_DB_SCALE_ITEM(852, 104, 0),
  39. 6, 7, TLV_DB_SCALE_ITEM(1072, 131, 0),
  40. 8, 9, TLV_DB_SCALE_ITEM(1350, 165, 0),
  41. 10, 11, TLV_DB_SCALE_ITEM(1699, 208, 0),
  42. );
  43. static const DECLARE_TLV_DB_RANGE(max98371_dht_rot_gain,
  44. 0, 1, TLV_DB_SCALE_ITEM(-50, -50, 0),
  45. 2, 6, TLV_DB_SCALE_ITEM(-100, -100, 0),
  46. 7, 8, TLV_DB_SCALE_ITEM(-800, -200, 0),
  47. 9, 11, TLV_DB_SCALE_ITEM(-1200, -300, 0),
  48. 12, 13, TLV_DB_SCALE_ITEM(-2000, -200, 0),
  49. 14, 15, TLV_DB_SCALE_ITEM(-2500, -500, 0),
  50. );
  51. static const struct reg_default max98371_reg[] = {
  52. { 0x01, 0x00 },
  53. { 0x02, 0x00 },
  54. { 0x03, 0x00 },
  55. { 0x04, 0x00 },
  56. { 0x05, 0x00 },
  57. { 0x06, 0x00 },
  58. { 0x07, 0x00 },
  59. { 0x08, 0x00 },
  60. { 0x09, 0x00 },
  61. { 0x0A, 0x00 },
  62. { 0x10, 0x06 },
  63. { 0x11, 0x08 },
  64. { 0x14, 0x80 },
  65. { 0x15, 0x00 },
  66. { 0x16, 0x00 },
  67. { 0x18, 0x00 },
  68. { 0x19, 0x00 },
  69. { 0x1C, 0x00 },
  70. { 0x1D, 0x00 },
  71. { 0x1E, 0x00 },
  72. { 0x1F, 0x00 },
  73. { 0x20, 0x00 },
  74. { 0x21, 0x00 },
  75. { 0x22, 0x00 },
  76. { 0x23, 0x00 },
  77. { 0x24, 0x00 },
  78. { 0x25, 0x00 },
  79. { 0x26, 0x00 },
  80. { 0x27, 0x00 },
  81. { 0x28, 0x00 },
  82. { 0x29, 0x00 },
  83. { 0x2A, 0x00 },
  84. { 0x2B, 0x00 },
  85. { 0x2C, 0x00 },
  86. { 0x2D, 0x00 },
  87. { 0x2E, 0x0B },
  88. { 0x31, 0x00 },
  89. { 0x32, 0x18 },
  90. { 0x33, 0x00 },
  91. { 0x34, 0x00 },
  92. { 0x36, 0x00 },
  93. { 0x37, 0x00 },
  94. { 0x38, 0x00 },
  95. { 0x39, 0x00 },
  96. { 0x3A, 0x00 },
  97. { 0x3B, 0x00 },
  98. { 0x3C, 0x00 },
  99. { 0x3D, 0x00 },
  100. { 0x3E, 0x00 },
  101. { 0x3F, 0x00 },
  102. { 0x40, 0x00 },
  103. { 0x41, 0x00 },
  104. { 0x42, 0x00 },
  105. { 0x43, 0x00 },
  106. { 0x4A, 0x00 },
  107. { 0x4B, 0x00 },
  108. { 0x4C, 0x00 },
  109. { 0x4D, 0x00 },
  110. { 0x4E, 0x00 },
  111. { 0x50, 0x00 },
  112. { 0x51, 0x00 },
  113. { 0x55, 0x00 },
  114. { 0x58, 0x00 },
  115. { 0x59, 0x00 },
  116. { 0x5C, 0x00 },
  117. { 0xFF, 0x43 },
  118. };
  119. static bool max98371_volatile_register(struct device *dev, unsigned int reg)
  120. {
  121. switch (reg) {
  122. case MAX98371_IRQ_CLEAR1:
  123. case MAX98371_IRQ_CLEAR2:
  124. case MAX98371_IRQ_CLEAR3:
  125. case MAX98371_VERSION:
  126. return true;
  127. default:
  128. return false;
  129. }
  130. }
  131. static bool max98371_readable_register(struct device *dev, unsigned int reg)
  132. {
  133. switch (reg) {
  134. case MAX98371_SOFT_RESET:
  135. return false;
  136. default:
  137. return true;
  138. }
  139. };
  140. static const DECLARE_TLV_DB_RANGE(max98371_gain_tlv,
  141. 0, 7, TLV_DB_SCALE_ITEM(0, 50, 0),
  142. 8, 10, TLV_DB_SCALE_ITEM(400, 100, 0)
  143. );
  144. static const DECLARE_TLV_DB_SCALE(digital_tlv, -6300, 50, 1);
  145. static const struct snd_kcontrol_new max98371_snd_controls[] = {
  146. SOC_SINGLE_TLV("Speaker Volume", MAX98371_GAIN,
  147. MAX98371_GAIN_SHIFT, (1<<MAX98371_GAIN_WIDTH)-1, 0,
  148. max98371_gain_tlv),
  149. SOC_SINGLE_TLV("Digital Volume", MAX98371_DIGITAL_GAIN, 0,
  150. (1<<MAX98371_DIGITAL_GAIN_WIDTH)-1, 1, digital_tlv),
  151. SOC_SINGLE_TLV("Speaker DHT Max Volume", MAX98371_GAIN,
  152. 0, (1<<MAX98371_DHT_MAX_WIDTH)-1, 0,
  153. max98371_dht_max_gain),
  154. SOC_SINGLE_TLV("Speaker DHT Min Volume", MAX98371_DHT_GAIN,
  155. 0, (1<<MAX98371_DHT_GAIN_WIDTH)-1, 0,
  156. max98371_dht_min_gain),
  157. SOC_SINGLE_TLV("Speaker DHT Rotation Volume", MAX98371_DHT_GAIN,
  158. 0, (1<<MAX98371_DHT_ROT_WIDTH)-1, 0,
  159. max98371_dht_rot_gain),
  160. SOC_SINGLE("DHT Attack Step", MAX98371_DHT, MAX98371_DHT_STEP, 3, 0),
  161. SOC_SINGLE("DHT Attack Rate", MAX98371_DHT, 0, 7, 0),
  162. SOC_ENUM("Monomix Select", max98371_monomix),
  163. SOC_ENUM("HPF Cutoff", max98371_hpf_cutoff),
  164. };
  165. static int max98371_dai_set_fmt(struct snd_soc_dai *codec_dai,
  166. unsigned int fmt)
  167. {
  168. struct snd_soc_component *component = codec_dai->component;
  169. struct max98371_priv *max98371 = snd_soc_component_get_drvdata(component);
  170. unsigned int val = 0;
  171. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  172. case SND_SOC_DAIFMT_CBS_CFS:
  173. break;
  174. default:
  175. dev_err(component->dev, "DAI clock mode unsupported");
  176. return -EINVAL;
  177. }
  178. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  179. case SND_SOC_DAIFMT_I2S:
  180. val |= 0;
  181. break;
  182. case SND_SOC_DAIFMT_RIGHT_J:
  183. val |= MAX98371_DAI_RIGHT;
  184. break;
  185. case SND_SOC_DAIFMT_LEFT_J:
  186. val |= MAX98371_DAI_LEFT;
  187. break;
  188. default:
  189. dev_err(component->dev, "DAI wrong mode unsupported");
  190. return -EINVAL;
  191. }
  192. regmap_update_bits(max98371->regmap, MAX98371_FMT,
  193. MAX98371_FMT_MODE_MASK, val);
  194. return 0;
  195. }
  196. static int max98371_dai_hw_params(struct snd_pcm_substream *substream,
  197. struct snd_pcm_hw_params *params,
  198. struct snd_soc_dai *dai)
  199. {
  200. struct snd_soc_component *component = dai->component;
  201. struct max98371_priv *max98371 = snd_soc_component_get_drvdata(component);
  202. int blr_clk_ratio, ch_size, channels = params_channels(params);
  203. int rate = params_rate(params);
  204. switch (params_format(params)) {
  205. case SNDRV_PCM_FORMAT_S8:
  206. regmap_update_bits(max98371->regmap, MAX98371_FMT,
  207. MAX98371_FMT_MASK, MAX98371_DAI_CHANSZ_16);
  208. ch_size = 8;
  209. break;
  210. case SNDRV_PCM_FORMAT_S16_LE:
  211. regmap_update_bits(max98371->regmap, MAX98371_FMT,
  212. MAX98371_FMT_MASK, MAX98371_DAI_CHANSZ_16);
  213. ch_size = 16;
  214. break;
  215. case SNDRV_PCM_FORMAT_S24_LE:
  216. regmap_update_bits(max98371->regmap, MAX98371_FMT,
  217. MAX98371_FMT_MASK, MAX98371_DAI_CHANSZ_32);
  218. ch_size = 24;
  219. break;
  220. case SNDRV_PCM_FORMAT_S32_LE:
  221. regmap_update_bits(max98371->regmap, MAX98371_FMT,
  222. MAX98371_FMT_MASK, MAX98371_DAI_CHANSZ_32);
  223. ch_size = 32;
  224. break;
  225. default:
  226. return -EINVAL;
  227. }
  228. /* BCLK/LRCLK ratio calculation */
  229. blr_clk_ratio = channels * ch_size;
  230. switch (blr_clk_ratio) {
  231. case 32:
  232. regmap_update_bits(max98371->regmap,
  233. MAX98371_DAI_CLK,
  234. MAX98371_DAI_BSEL_MASK, MAX98371_DAI_BSEL_32);
  235. break;
  236. case 48:
  237. regmap_update_bits(max98371->regmap,
  238. MAX98371_DAI_CLK,
  239. MAX98371_DAI_BSEL_MASK, MAX98371_DAI_BSEL_48);
  240. break;
  241. case 64:
  242. regmap_update_bits(max98371->regmap,
  243. MAX98371_DAI_CLK,
  244. MAX98371_DAI_BSEL_MASK, MAX98371_DAI_BSEL_64);
  245. break;
  246. default:
  247. return -EINVAL;
  248. }
  249. switch (rate) {
  250. case 32000:
  251. regmap_update_bits(max98371->regmap,
  252. MAX98371_SPK_SR,
  253. MAX98371_SPK_SR_MASK, MAX98371_SPK_SR_32);
  254. break;
  255. case 44100:
  256. regmap_update_bits(max98371->regmap,
  257. MAX98371_SPK_SR,
  258. MAX98371_SPK_SR_MASK, MAX98371_SPK_SR_44);
  259. break;
  260. case 48000:
  261. regmap_update_bits(max98371->regmap,
  262. MAX98371_SPK_SR,
  263. MAX98371_SPK_SR_MASK, MAX98371_SPK_SR_48);
  264. break;
  265. case 88200:
  266. regmap_update_bits(max98371->regmap,
  267. MAX98371_SPK_SR,
  268. MAX98371_SPK_SR_MASK, MAX98371_SPK_SR_88);
  269. break;
  270. case 96000:
  271. regmap_update_bits(max98371->regmap,
  272. MAX98371_SPK_SR,
  273. MAX98371_SPK_SR_MASK, MAX98371_SPK_SR_96);
  274. break;
  275. default:
  276. return -EINVAL;
  277. }
  278. /* enabling both the RX channels*/
  279. regmap_update_bits(max98371->regmap, MAX98371_MONOMIX_SRC,
  280. MAX98371_MONOMIX_SRC_MASK, MONOMIX_RX_0_1);
  281. regmap_update_bits(max98371->regmap, MAX98371_DAI_CHANNEL,
  282. MAX98371_CHANNEL_MASK, MAX98371_CHANNEL_MASK);
  283. return 0;
  284. }
  285. static const struct snd_soc_dapm_widget max98371_dapm_widgets[] = {
  286. SND_SOC_DAPM_DAC("DAC", NULL, MAX98371_SPK_ENABLE, 0, 0),
  287. SND_SOC_DAPM_SUPPLY("Global Enable", MAX98371_GLOBAL_ENABLE,
  288. 0, 0, NULL, 0),
  289. SND_SOC_DAPM_OUTPUT("SPK_OUT"),
  290. };
  291. static const struct snd_soc_dapm_route max98371_audio_map[] = {
  292. {"DAC", NULL, "HiFi Playback"},
  293. {"SPK_OUT", NULL, "DAC"},
  294. {"SPK_OUT", NULL, "Global Enable"},
  295. };
  296. #define MAX98371_RATES SNDRV_PCM_RATE_8000_48000
  297. #define MAX98371_FORMATS (SNDRV_PCM_FMTBIT_S8 | SNDRV_PCM_FMTBIT_S16_BE | \
  298. SNDRV_PCM_FMTBIT_S24_BE | SNDRV_PCM_FMTBIT_S32_BE)
  299. static const struct snd_soc_dai_ops max98371_dai_ops = {
  300. .set_fmt = max98371_dai_set_fmt,
  301. .hw_params = max98371_dai_hw_params,
  302. };
  303. static struct snd_soc_dai_driver max98371_dai[] = {
  304. {
  305. .name = "max98371-aif1",
  306. .playback = {
  307. .stream_name = "HiFi Playback",
  308. .channels_min = 1,
  309. .channels_max = 2,
  310. .rates = SNDRV_PCM_RATE_8000_48000,
  311. .formats = MAX98371_FORMATS,
  312. },
  313. .ops = &max98371_dai_ops,
  314. }
  315. };
  316. static const struct snd_soc_component_driver max98371_component = {
  317. .controls = max98371_snd_controls,
  318. .num_controls = ARRAY_SIZE(max98371_snd_controls),
  319. .dapm_routes = max98371_audio_map,
  320. .num_dapm_routes = ARRAY_SIZE(max98371_audio_map),
  321. .dapm_widgets = max98371_dapm_widgets,
  322. .num_dapm_widgets = ARRAY_SIZE(max98371_dapm_widgets),
  323. .idle_bias_on = 1,
  324. .use_pmdown_time = 1,
  325. .endianness = 1,
  326. .non_legacy_dai_naming = 1,
  327. };
  328. static const struct regmap_config max98371_regmap = {
  329. .reg_bits = 8,
  330. .val_bits = 8,
  331. .max_register = MAX98371_VERSION,
  332. .reg_defaults = max98371_reg,
  333. .num_reg_defaults = ARRAY_SIZE(max98371_reg),
  334. .volatile_reg = max98371_volatile_register,
  335. .readable_reg = max98371_readable_register,
  336. .cache_type = REGCACHE_RBTREE,
  337. };
  338. static int max98371_i2c_probe(struct i2c_client *i2c,
  339. const struct i2c_device_id *id)
  340. {
  341. struct max98371_priv *max98371;
  342. int ret, reg;
  343. max98371 = devm_kzalloc(&i2c->dev,
  344. sizeof(*max98371), GFP_KERNEL);
  345. if (!max98371)
  346. return -ENOMEM;
  347. i2c_set_clientdata(i2c, max98371);
  348. max98371->regmap = devm_regmap_init_i2c(i2c, &max98371_regmap);
  349. if (IS_ERR(max98371->regmap)) {
  350. ret = PTR_ERR(max98371->regmap);
  351. dev_err(&i2c->dev,
  352. "Failed to allocate regmap: %d\n", ret);
  353. return ret;
  354. }
  355. ret = regmap_read(max98371->regmap, MAX98371_VERSION, &reg);
  356. if (ret < 0) {
  357. dev_info(&i2c->dev, "device error %d\n", ret);
  358. return ret;
  359. }
  360. dev_info(&i2c->dev, "device version %x\n", reg);
  361. ret = devm_snd_soc_register_component(&i2c->dev, &max98371_component,
  362. max98371_dai, ARRAY_SIZE(max98371_dai));
  363. if (ret < 0) {
  364. dev_err(&i2c->dev, "Failed to register component: %d\n", ret);
  365. return ret;
  366. }
  367. return ret;
  368. }
  369. static const struct i2c_device_id max98371_i2c_id[] = {
  370. { "max98371", 0 },
  371. { }
  372. };
  373. MODULE_DEVICE_TABLE(i2c, max98371_i2c_id);
  374. static const struct of_device_id max98371_of_match[] = {
  375. { .compatible = "maxim,max98371", },
  376. { }
  377. };
  378. MODULE_DEVICE_TABLE(of, max98371_of_match);
  379. static struct i2c_driver max98371_i2c_driver = {
  380. .driver = {
  381. .name = "max98371",
  382. .pm = NULL,
  383. .of_match_table = of_match_ptr(max98371_of_match),
  384. },
  385. .probe = max98371_i2c_probe,
  386. .id_table = max98371_i2c_id,
  387. };
  388. module_i2c_driver(max98371_i2c_driver);
  389. MODULE_AUTHOR("anish kumar <yesanishhere@gmail.com>");
  390. MODULE_DESCRIPTION("ALSA SoC MAX98371 driver");
  391. MODULE_LICENSE("GPL");