cs42l52.c 37 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * cs42l52.c -- CS42L52 ALSA SoC audio driver
  4. *
  5. * Copyright 2012 CirrusLogic, Inc.
  6. *
  7. * Author: Georgi Vlaev <joe@nucleusys.com>
  8. * Author: Brian Austin <brian.austin@cirrus.com>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/moduleparam.h>
  12. #include <linux/kernel.h>
  13. #include <linux/init.h>
  14. #include <linux/delay.h>
  15. #include <linux/of_gpio.h>
  16. #include <linux/pm.h>
  17. #include <linux/i2c.h>
  18. #include <linux/input.h>
  19. #include <linux/regmap.h>
  20. #include <linux/slab.h>
  21. #include <linux/workqueue.h>
  22. #include <linux/platform_device.h>
  23. #include <sound/core.h>
  24. #include <sound/pcm.h>
  25. #include <sound/pcm_params.h>
  26. #include <sound/soc.h>
  27. #include <sound/soc-dapm.h>
  28. #include <sound/initval.h>
  29. #include <sound/tlv.h>
  30. #include <sound/cs42l52.h>
  31. #include "cs42l52.h"
  32. struct sp_config {
  33. u8 spc, format, spfs;
  34. u32 srate;
  35. };
  36. struct cs42l52_private {
  37. struct regmap *regmap;
  38. struct snd_soc_component *component;
  39. struct device *dev;
  40. struct sp_config config;
  41. struct cs42l52_platform_data pdata;
  42. u32 sysclk;
  43. u8 mclksel;
  44. u32 mclk;
  45. u8 flags;
  46. struct input_dev *beep;
  47. struct work_struct beep_work;
  48. int beep_rate;
  49. };
  50. static const struct reg_default cs42l52_reg_defaults[] = {
  51. { CS42L52_PWRCTL1, 0x9F }, /* r02 PWRCTL 1 */
  52. { CS42L52_PWRCTL2, 0x07 }, /* r03 PWRCTL 2 */
  53. { CS42L52_PWRCTL3, 0xFF }, /* r04 PWRCTL 3 */
  54. { CS42L52_CLK_CTL, 0xA0 }, /* r05 Clocking Ctl */
  55. { CS42L52_IFACE_CTL1, 0x00 }, /* r06 Interface Ctl 1 */
  56. { CS42L52_ADC_PGA_A, 0x80 }, /* r08 Input A Select */
  57. { CS42L52_ADC_PGA_B, 0x80 }, /* r09 Input B Select */
  58. { CS42L52_ANALOG_HPF_CTL, 0xA5 }, /* r0A Analog HPF Ctl */
  59. { CS42L52_ADC_HPF_FREQ, 0x00 }, /* r0B ADC HPF Corner Freq */
  60. { CS42L52_ADC_MISC_CTL, 0x00 }, /* r0C Misc. ADC Ctl */
  61. { CS42L52_PB_CTL1, 0x60 }, /* r0D Playback Ctl 1 */
  62. { CS42L52_MISC_CTL, 0x02 }, /* r0E Misc. Ctl */
  63. { CS42L52_PB_CTL2, 0x00 }, /* r0F Playback Ctl 2 */
  64. { CS42L52_MICA_CTL, 0x00 }, /* r10 MICA Amp Ctl */
  65. { CS42L52_MICB_CTL, 0x00 }, /* r11 MICB Amp Ctl */
  66. { CS42L52_PGAA_CTL, 0x00 }, /* r12 PGAA Vol, Misc. */
  67. { CS42L52_PGAB_CTL, 0x00 }, /* r13 PGAB Vol, Misc. */
  68. { CS42L52_PASSTHRUA_VOL, 0x00 }, /* r14 Bypass A Vol */
  69. { CS42L52_PASSTHRUB_VOL, 0x00 }, /* r15 Bypass B Vol */
  70. { CS42L52_ADCA_VOL, 0x00 }, /* r16 ADCA Volume */
  71. { CS42L52_ADCB_VOL, 0x00 }, /* r17 ADCB Volume */
  72. { CS42L52_ADCA_MIXER_VOL, 0x80 }, /* r18 ADCA Mixer Volume */
  73. { CS42L52_ADCB_MIXER_VOL, 0x80 }, /* r19 ADCB Mixer Volume */
  74. { CS42L52_PCMA_MIXER_VOL, 0x00 }, /* r1A PCMA Mixer Volume */
  75. { CS42L52_PCMB_MIXER_VOL, 0x00 }, /* r1B PCMB Mixer Volume */
  76. { CS42L52_BEEP_FREQ, 0x00 }, /* r1C Beep Freq on Time */
  77. { CS42L52_BEEP_VOL, 0x00 }, /* r1D Beep Volume off Time */
  78. { CS42L52_BEEP_TONE_CTL, 0x00 }, /* r1E Beep Tone Cfg. */
  79. { CS42L52_TONE_CTL, 0x00 }, /* r1F Tone Ctl */
  80. { CS42L52_MASTERA_VOL, 0x00 }, /* r20 Master A Volume */
  81. { CS42L52_MASTERB_VOL, 0x00 }, /* r21 Master B Volume */
  82. { CS42L52_HPA_VOL, 0x00 }, /* r22 Headphone A Volume */
  83. { CS42L52_HPB_VOL, 0x00 }, /* r23 Headphone B Volume */
  84. { CS42L52_SPKA_VOL, 0x00 }, /* r24 Speaker A Volume */
  85. { CS42L52_SPKB_VOL, 0x00 }, /* r25 Speaker B Volume */
  86. { CS42L52_ADC_PCM_MIXER, 0x00 }, /* r26 Channel Mixer and Swap */
  87. { CS42L52_LIMITER_CTL1, 0x00 }, /* r27 Limit Ctl 1 Thresholds */
  88. { CS42L52_LIMITER_CTL2, 0x7F }, /* r28 Limit Ctl 2 Release Rate */
  89. { CS42L52_LIMITER_AT_RATE, 0xC0 }, /* r29 Limiter Attack Rate */
  90. { CS42L52_ALC_CTL, 0x00 }, /* r2A ALC Ctl 1 Attack Rate */
  91. { CS42L52_ALC_RATE, 0x3F }, /* r2B ALC Release Rate */
  92. { CS42L52_ALC_THRESHOLD, 0x3f }, /* r2C ALC Thresholds */
  93. { CS42L52_NOISE_GATE_CTL, 0x00 }, /* r2D Noise Gate Ctl */
  94. { CS42L52_CLK_STATUS, 0x00 }, /* r2E Overflow and Clock Status */
  95. { CS42L52_BATT_COMPEN, 0x00 }, /* r2F battery Compensation */
  96. { CS42L52_BATT_LEVEL, 0x00 }, /* r30 VP Battery Level */
  97. { CS42L52_SPK_STATUS, 0x00 }, /* r31 Speaker Status */
  98. { CS42L52_TEM_CTL, 0x3B }, /* r32 Temp Ctl */
  99. { CS42L52_THE_FOLDBACK, 0x00 }, /* r33 Foldback */
  100. };
  101. static bool cs42l52_readable_register(struct device *dev, unsigned int reg)
  102. {
  103. switch (reg) {
  104. case CS42L52_CHIP ... CS42L52_CHARGE_PUMP:
  105. return true;
  106. default:
  107. return false;
  108. }
  109. }
  110. static bool cs42l52_volatile_register(struct device *dev, unsigned int reg)
  111. {
  112. switch (reg) {
  113. case CS42L52_IFACE_CTL2:
  114. case CS42L52_CLK_STATUS:
  115. case CS42L52_BATT_LEVEL:
  116. case CS42L52_SPK_STATUS:
  117. case CS42L52_CHARGE_PUMP:
  118. return true;
  119. default:
  120. return false;
  121. }
  122. }
  123. static DECLARE_TLV_DB_SCALE(hl_tlv, -10200, 50, 0);
  124. static DECLARE_TLV_DB_SCALE(hpd_tlv, -9600, 50, 1);
  125. static DECLARE_TLV_DB_SCALE(ipd_tlv, -9600, 100, 0);
  126. static DECLARE_TLV_DB_SCALE(mic_tlv, 1600, 100, 0);
  127. static DECLARE_TLV_DB_SCALE(pga_tlv, -600, 50, 0);
  128. static DECLARE_TLV_DB_SCALE(mix_tlv, -50, 50, 0);
  129. static DECLARE_TLV_DB_SCALE(beep_tlv, -56, 200, 0);
  130. static const DECLARE_TLV_DB_RANGE(limiter_tlv,
  131. 0, 2, TLV_DB_SCALE_ITEM(-3000, 600, 0),
  132. 3, 7, TLV_DB_SCALE_ITEM(-1200, 300, 0)
  133. );
  134. static const char * const cs42l52_adca_text[] = {
  135. "Input1A", "Input2A", "Input3A", "Input4A", "PGA Input Left"};
  136. static const char * const cs42l52_adcb_text[] = {
  137. "Input1B", "Input2B", "Input3B", "Input4B", "PGA Input Right"};
  138. static SOC_ENUM_SINGLE_DECL(adca_enum,
  139. CS42L52_ADC_PGA_A, 5, cs42l52_adca_text);
  140. static SOC_ENUM_SINGLE_DECL(adcb_enum,
  141. CS42L52_ADC_PGA_B, 5, cs42l52_adcb_text);
  142. static const struct snd_kcontrol_new adca_mux =
  143. SOC_DAPM_ENUM("Left ADC Input Capture Mux", adca_enum);
  144. static const struct snd_kcontrol_new adcb_mux =
  145. SOC_DAPM_ENUM("Right ADC Input Capture Mux", adcb_enum);
  146. static const char * const mic_bias_level_text[] = {
  147. "0.5 +VA", "0.6 +VA", "0.7 +VA",
  148. "0.8 +VA", "0.83 +VA", "0.91 +VA"
  149. };
  150. static SOC_ENUM_SINGLE_DECL(mic_bias_level_enum,
  151. CS42L52_IFACE_CTL2, 0, mic_bias_level_text);
  152. static const char * const cs42l52_mic_text[] = { "MIC1", "MIC2" };
  153. static SOC_ENUM_SINGLE_DECL(mica_enum,
  154. CS42L52_MICA_CTL, 5, cs42l52_mic_text);
  155. static SOC_ENUM_SINGLE_DECL(micb_enum,
  156. CS42L52_MICB_CTL, 5, cs42l52_mic_text);
  157. static const char * const digital_output_mux_text[] = {"ADC", "DSP"};
  158. static SOC_ENUM_SINGLE_DECL(digital_output_mux_enum,
  159. CS42L52_ADC_MISC_CTL, 6,
  160. digital_output_mux_text);
  161. static const struct snd_kcontrol_new digital_output_mux =
  162. SOC_DAPM_ENUM("Digital Output Mux", digital_output_mux_enum);
  163. static const char * const hp_gain_num_text[] = {
  164. "0.3959", "0.4571", "0.5111", "0.6047",
  165. "0.7099", "0.8399", "1.000", "1.1430"
  166. };
  167. static SOC_ENUM_SINGLE_DECL(hp_gain_enum,
  168. CS42L52_PB_CTL1, 5,
  169. hp_gain_num_text);
  170. static const char * const beep_pitch_text[] = {
  171. "C4", "C5", "D5", "E5", "F5", "G5", "A5", "B5",
  172. "C6", "D6", "E6", "F6", "G6", "A6", "B6", "C7"
  173. };
  174. static SOC_ENUM_SINGLE_DECL(beep_pitch_enum,
  175. CS42L52_BEEP_FREQ, 4,
  176. beep_pitch_text);
  177. static const char * const beep_ontime_text[] = {
  178. "86 ms", "430 ms", "780 ms", "1.20 s", "1.50 s",
  179. "1.80 s", "2.20 s", "2.50 s", "2.80 s", "3.20 s",
  180. "3.50 s", "3.80 s", "4.20 s", "4.50 s", "4.80 s", "5.20 s"
  181. };
  182. static SOC_ENUM_SINGLE_DECL(beep_ontime_enum,
  183. CS42L52_BEEP_FREQ, 0,
  184. beep_ontime_text);
  185. static const char * const beep_offtime_text[] = {
  186. "1.23 s", "2.58 s", "3.90 s", "5.20 s",
  187. "6.60 s", "8.05 s", "9.35 s", "10.80 s"
  188. };
  189. static SOC_ENUM_SINGLE_DECL(beep_offtime_enum,
  190. CS42L52_BEEP_VOL, 5,
  191. beep_offtime_text);
  192. static const char * const beep_config_text[] = {
  193. "Off", "Single", "Multiple", "Continuous"
  194. };
  195. static SOC_ENUM_SINGLE_DECL(beep_config_enum,
  196. CS42L52_BEEP_TONE_CTL, 6,
  197. beep_config_text);
  198. static const char * const beep_bass_text[] = {
  199. "50 Hz", "100 Hz", "200 Hz", "250 Hz"
  200. };
  201. static SOC_ENUM_SINGLE_DECL(beep_bass_enum,
  202. CS42L52_BEEP_TONE_CTL, 1,
  203. beep_bass_text);
  204. static const char * const beep_treble_text[] = {
  205. "5 kHz", "7 kHz", "10 kHz", " 15 kHz"
  206. };
  207. static SOC_ENUM_SINGLE_DECL(beep_treble_enum,
  208. CS42L52_BEEP_TONE_CTL, 3,
  209. beep_treble_text);
  210. static const char * const ng_threshold_text[] = {
  211. "-34dB", "-37dB", "-40dB", "-43dB",
  212. "-46dB", "-52dB", "-58dB", "-64dB"
  213. };
  214. static SOC_ENUM_SINGLE_DECL(ng_threshold_enum,
  215. CS42L52_NOISE_GATE_CTL, 2,
  216. ng_threshold_text);
  217. static const char * const cs42l52_ng_delay_text[] = {
  218. "50ms", "100ms", "150ms", "200ms"};
  219. static SOC_ENUM_SINGLE_DECL(ng_delay_enum,
  220. CS42L52_NOISE_GATE_CTL, 0,
  221. cs42l52_ng_delay_text);
  222. static const char * const cs42l52_ng_type_text[] = {
  223. "Apply Specific", "Apply All"
  224. };
  225. static SOC_ENUM_SINGLE_DECL(ng_type_enum,
  226. CS42L52_NOISE_GATE_CTL, 6,
  227. cs42l52_ng_type_text);
  228. static const char * const left_swap_text[] = {
  229. "Left", "LR 2", "Right"};
  230. static const char * const right_swap_text[] = {
  231. "Right", "LR 2", "Left"};
  232. static const unsigned int swap_values[] = { 0, 1, 3 };
  233. static const struct soc_enum adca_swap_enum =
  234. SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 2, 3,
  235. ARRAY_SIZE(left_swap_text),
  236. left_swap_text,
  237. swap_values);
  238. static const struct snd_kcontrol_new adca_mixer =
  239. SOC_DAPM_ENUM("Route", adca_swap_enum);
  240. static const struct soc_enum pcma_swap_enum =
  241. SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 6, 3,
  242. ARRAY_SIZE(left_swap_text),
  243. left_swap_text,
  244. swap_values);
  245. static const struct snd_kcontrol_new pcma_mixer =
  246. SOC_DAPM_ENUM("Route", pcma_swap_enum);
  247. static const struct soc_enum adcb_swap_enum =
  248. SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 0, 3,
  249. ARRAY_SIZE(right_swap_text),
  250. right_swap_text,
  251. swap_values);
  252. static const struct snd_kcontrol_new adcb_mixer =
  253. SOC_DAPM_ENUM("Route", adcb_swap_enum);
  254. static const struct soc_enum pcmb_swap_enum =
  255. SOC_VALUE_ENUM_SINGLE(CS42L52_ADC_PCM_MIXER, 4, 3,
  256. ARRAY_SIZE(right_swap_text),
  257. right_swap_text,
  258. swap_values);
  259. static const struct snd_kcontrol_new pcmb_mixer =
  260. SOC_DAPM_ENUM("Route", pcmb_swap_enum);
  261. static const struct snd_kcontrol_new passthrul_ctl =
  262. SOC_DAPM_SINGLE("Switch", CS42L52_MISC_CTL, 6, 1, 0);
  263. static const struct snd_kcontrol_new passthrur_ctl =
  264. SOC_DAPM_SINGLE("Switch", CS42L52_MISC_CTL, 7, 1, 0);
  265. static const struct snd_kcontrol_new spkl_ctl =
  266. SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 0, 1, 1);
  267. static const struct snd_kcontrol_new spkr_ctl =
  268. SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 2, 1, 1);
  269. static const struct snd_kcontrol_new hpl_ctl =
  270. SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 4, 1, 1);
  271. static const struct snd_kcontrol_new hpr_ctl =
  272. SOC_DAPM_SINGLE("Switch", CS42L52_PWRCTL3, 6, 1, 1);
  273. static const struct snd_kcontrol_new cs42l52_snd_controls[] = {
  274. SOC_DOUBLE_R_SX_TLV("Master Volume", CS42L52_MASTERA_VOL,
  275. CS42L52_MASTERB_VOL, 0, 0x34, 0xE4, hl_tlv),
  276. SOC_DOUBLE_R_SX_TLV("Headphone Volume", CS42L52_HPA_VOL,
  277. CS42L52_HPB_VOL, 0, 0x34, 0xC0, hpd_tlv),
  278. SOC_ENUM("Headphone Analog Gain", hp_gain_enum),
  279. SOC_DOUBLE_R_SX_TLV("Speaker Volume", CS42L52_SPKA_VOL,
  280. CS42L52_SPKB_VOL, 0, 0x40, 0xC0, hl_tlv),
  281. SOC_DOUBLE_R_SX_TLV("Bypass Volume", CS42L52_PASSTHRUA_VOL,
  282. CS42L52_PASSTHRUB_VOL, 0, 0x88, 0x90, pga_tlv),
  283. SOC_DOUBLE("Bypass Mute", CS42L52_MISC_CTL, 4, 5, 1, 0),
  284. SOC_DOUBLE_R_TLV("MIC Gain Volume", CS42L52_MICA_CTL,
  285. CS42L52_MICB_CTL, 0, 0x10, 0, mic_tlv),
  286. SOC_ENUM("MIC Bias Level", mic_bias_level_enum),
  287. SOC_DOUBLE_R_SX_TLV("ADC Volume", CS42L52_ADCA_VOL,
  288. CS42L52_ADCB_VOL, 0, 0xA0, 0x78, ipd_tlv),
  289. SOC_DOUBLE_R_SX_TLV("ADC Mixer Volume",
  290. CS42L52_ADCA_MIXER_VOL, CS42L52_ADCB_MIXER_VOL,
  291. 0, 0x19, 0x7F, ipd_tlv),
  292. SOC_DOUBLE("ADC Switch", CS42L52_ADC_MISC_CTL, 0, 1, 1, 0),
  293. SOC_DOUBLE_R("ADC Mixer Switch", CS42L52_ADCA_MIXER_VOL,
  294. CS42L52_ADCB_MIXER_VOL, 7, 1, 1),
  295. SOC_DOUBLE_R_SX_TLV("PGA Volume", CS42L52_PGAA_CTL,
  296. CS42L52_PGAB_CTL, 0, 0x28, 0x24, pga_tlv),
  297. SOC_DOUBLE_R_SX_TLV("PCM Mixer Volume",
  298. CS42L52_PCMA_MIXER_VOL, CS42L52_PCMB_MIXER_VOL,
  299. 0, 0x19, 0x7f, mix_tlv),
  300. SOC_DOUBLE_R("PCM Mixer Switch",
  301. CS42L52_PCMA_MIXER_VOL, CS42L52_PCMB_MIXER_VOL, 7, 1, 1),
  302. SOC_ENUM("Beep Config", beep_config_enum),
  303. SOC_ENUM("Beep Pitch", beep_pitch_enum),
  304. SOC_ENUM("Beep on Time", beep_ontime_enum),
  305. SOC_ENUM("Beep off Time", beep_offtime_enum),
  306. SOC_SINGLE_SX_TLV("Beep Volume", CS42L52_BEEP_VOL,
  307. 0, 0x07, 0x1f, beep_tlv),
  308. SOC_SINGLE("Beep Mixer Switch", CS42L52_BEEP_TONE_CTL, 5, 1, 1),
  309. SOC_ENUM("Beep Treble Corner Freq", beep_treble_enum),
  310. SOC_ENUM("Beep Bass Corner Freq", beep_bass_enum),
  311. SOC_SINGLE("Tone Control Switch", CS42L52_BEEP_TONE_CTL, 0, 1, 1),
  312. SOC_SINGLE_TLV("Treble Gain Volume",
  313. CS42L52_TONE_CTL, 4, 15, 1, hl_tlv),
  314. SOC_SINGLE_TLV("Bass Gain Volume",
  315. CS42L52_TONE_CTL, 0, 15, 1, hl_tlv),
  316. /* Limiter */
  317. SOC_SINGLE_TLV("Limiter Max Threshold Volume",
  318. CS42L52_LIMITER_CTL1, 5, 7, 0, limiter_tlv),
  319. SOC_SINGLE_TLV("Limiter Cushion Threshold Volume",
  320. CS42L52_LIMITER_CTL1, 2, 7, 0, limiter_tlv),
  321. SOC_SINGLE_TLV("Limiter Release Rate Volume",
  322. CS42L52_LIMITER_CTL2, 0, 63, 0, limiter_tlv),
  323. SOC_SINGLE_TLV("Limiter Attack Rate Volume",
  324. CS42L52_LIMITER_AT_RATE, 0, 63, 0, limiter_tlv),
  325. SOC_SINGLE("Limiter SR Switch", CS42L52_LIMITER_CTL1, 1, 1, 0),
  326. SOC_SINGLE("Limiter ZC Switch", CS42L52_LIMITER_CTL1, 0, 1, 0),
  327. SOC_SINGLE("Limiter Switch", CS42L52_LIMITER_CTL2, 7, 1, 0),
  328. /* ALC */
  329. SOC_SINGLE_TLV("ALC Attack Rate Volume", CS42L52_ALC_CTL,
  330. 0, 63, 0, limiter_tlv),
  331. SOC_SINGLE_TLV("ALC Release Rate Volume", CS42L52_ALC_RATE,
  332. 0, 63, 0, limiter_tlv),
  333. SOC_SINGLE_TLV("ALC Max Threshold Volume", CS42L52_ALC_THRESHOLD,
  334. 5, 7, 0, limiter_tlv),
  335. SOC_SINGLE_TLV("ALC Min Threshold Volume", CS42L52_ALC_THRESHOLD,
  336. 2, 7, 0, limiter_tlv),
  337. SOC_DOUBLE_R("ALC SR Capture Switch", CS42L52_PGAA_CTL,
  338. CS42L52_PGAB_CTL, 7, 1, 1),
  339. SOC_DOUBLE_R("ALC ZC Capture Switch", CS42L52_PGAA_CTL,
  340. CS42L52_PGAB_CTL, 6, 1, 1),
  341. SOC_DOUBLE("ALC Capture Switch", CS42L52_ALC_CTL, 6, 7, 1, 0),
  342. /* Noise gate */
  343. SOC_ENUM("NG Type Switch", ng_type_enum),
  344. SOC_SINGLE("NG Enable Switch", CS42L52_NOISE_GATE_CTL, 6, 1, 0),
  345. SOC_SINGLE("NG Boost Switch", CS42L52_NOISE_GATE_CTL, 5, 1, 1),
  346. SOC_ENUM("NG Threshold", ng_threshold_enum),
  347. SOC_ENUM("NG Delay", ng_delay_enum),
  348. SOC_DOUBLE("HPF Switch", CS42L52_ANALOG_HPF_CTL, 5, 7, 1, 0),
  349. SOC_DOUBLE("Analog SR Switch", CS42L52_ANALOG_HPF_CTL, 1, 3, 1, 1),
  350. SOC_DOUBLE("Analog ZC Switch", CS42L52_ANALOG_HPF_CTL, 0, 2, 1, 1),
  351. SOC_SINGLE("Digital SR Switch", CS42L52_MISC_CTL, 1, 1, 0),
  352. SOC_SINGLE("Digital ZC Switch", CS42L52_MISC_CTL, 0, 1, 0),
  353. SOC_SINGLE("Deemphasis Switch", CS42L52_MISC_CTL, 2, 1, 0),
  354. SOC_SINGLE("Batt Compensation Switch", CS42L52_BATT_COMPEN, 7, 1, 0),
  355. SOC_SINGLE("Batt VP Monitor Switch", CS42L52_BATT_COMPEN, 6, 1, 0),
  356. SOC_SINGLE("Batt VP ref", CS42L52_BATT_COMPEN, 0, 0x0f, 0),
  357. SOC_SINGLE("PGA AIN1L Switch", CS42L52_ADC_PGA_A, 0, 1, 0),
  358. SOC_SINGLE("PGA AIN1R Switch", CS42L52_ADC_PGA_B, 0, 1, 0),
  359. SOC_SINGLE("PGA AIN2L Switch", CS42L52_ADC_PGA_A, 1, 1, 0),
  360. SOC_SINGLE("PGA AIN2R Switch", CS42L52_ADC_PGA_B, 1, 1, 0),
  361. SOC_SINGLE("PGA AIN3L Switch", CS42L52_ADC_PGA_A, 2, 1, 0),
  362. SOC_SINGLE("PGA AIN3R Switch", CS42L52_ADC_PGA_B, 2, 1, 0),
  363. SOC_SINGLE("PGA AIN4L Switch", CS42L52_ADC_PGA_A, 3, 1, 0),
  364. SOC_SINGLE("PGA AIN4R Switch", CS42L52_ADC_PGA_B, 3, 1, 0),
  365. SOC_SINGLE("PGA MICA Switch", CS42L52_ADC_PGA_A, 4, 1, 0),
  366. SOC_SINGLE("PGA MICB Switch", CS42L52_ADC_PGA_B, 4, 1, 0),
  367. };
  368. static const struct snd_kcontrol_new cs42l52_mica_controls[] = {
  369. SOC_ENUM("MICA Select", mica_enum),
  370. };
  371. static const struct snd_kcontrol_new cs42l52_micb_controls[] = {
  372. SOC_ENUM("MICB Select", micb_enum),
  373. };
  374. static int cs42l52_add_mic_controls(struct snd_soc_component *component)
  375. {
  376. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  377. struct cs42l52_platform_data *pdata = &cs42l52->pdata;
  378. if (!pdata->mica_diff_cfg)
  379. snd_soc_add_component_controls(component, cs42l52_mica_controls,
  380. ARRAY_SIZE(cs42l52_mica_controls));
  381. if (!pdata->micb_diff_cfg)
  382. snd_soc_add_component_controls(component, cs42l52_micb_controls,
  383. ARRAY_SIZE(cs42l52_micb_controls));
  384. return 0;
  385. }
  386. static const struct snd_soc_dapm_widget cs42l52_dapm_widgets[] = {
  387. SND_SOC_DAPM_INPUT("AIN1L"),
  388. SND_SOC_DAPM_INPUT("AIN1R"),
  389. SND_SOC_DAPM_INPUT("AIN2L"),
  390. SND_SOC_DAPM_INPUT("AIN2R"),
  391. SND_SOC_DAPM_INPUT("AIN3L"),
  392. SND_SOC_DAPM_INPUT("AIN3R"),
  393. SND_SOC_DAPM_INPUT("AIN4L"),
  394. SND_SOC_DAPM_INPUT("AIN4R"),
  395. SND_SOC_DAPM_INPUT("MICA"),
  396. SND_SOC_DAPM_INPUT("MICB"),
  397. SND_SOC_DAPM_SIGGEN("Beep"),
  398. SND_SOC_DAPM_AIF_OUT("AIFOUTL", NULL, 0,
  399. SND_SOC_NOPM, 0, 0),
  400. SND_SOC_DAPM_AIF_OUT("AIFOUTR", NULL, 0,
  401. SND_SOC_NOPM, 0, 0),
  402. SND_SOC_DAPM_ADC("ADC Left", NULL, CS42L52_PWRCTL1, 1, 1),
  403. SND_SOC_DAPM_ADC("ADC Right", NULL, CS42L52_PWRCTL1, 2, 1),
  404. SND_SOC_DAPM_PGA("PGA Left", CS42L52_PWRCTL1, 3, 1, NULL, 0),
  405. SND_SOC_DAPM_PGA("PGA Right", CS42L52_PWRCTL1, 4, 1, NULL, 0),
  406. SND_SOC_DAPM_MUX("ADC Left Mux", SND_SOC_NOPM, 0, 0, &adca_mux),
  407. SND_SOC_DAPM_MUX("ADC Right Mux", SND_SOC_NOPM, 0, 0, &adcb_mux),
  408. SND_SOC_DAPM_MUX("ADC Left Swap", SND_SOC_NOPM,
  409. 0, 0, &adca_mixer),
  410. SND_SOC_DAPM_MUX("ADC Right Swap", SND_SOC_NOPM,
  411. 0, 0, &adcb_mixer),
  412. SND_SOC_DAPM_MUX("Output Mux", SND_SOC_NOPM,
  413. 0, 0, &digital_output_mux),
  414. SND_SOC_DAPM_PGA("PGA MICA", CS42L52_PWRCTL2, 1, 1, NULL, 0),
  415. SND_SOC_DAPM_PGA("PGA MICB", CS42L52_PWRCTL2, 2, 1, NULL, 0),
  416. SND_SOC_DAPM_SUPPLY("Mic Bias", CS42L52_PWRCTL2, 0, 1, NULL, 0),
  417. SND_SOC_DAPM_SUPPLY("Charge Pump", CS42L52_PWRCTL1, 7, 1, NULL, 0),
  418. SND_SOC_DAPM_AIF_IN("AIFINL", NULL, 0,
  419. SND_SOC_NOPM, 0, 0),
  420. SND_SOC_DAPM_AIF_IN("AIFINR", NULL, 0,
  421. SND_SOC_NOPM, 0, 0),
  422. SND_SOC_DAPM_DAC("DAC Left", NULL, SND_SOC_NOPM, 0, 0),
  423. SND_SOC_DAPM_DAC("DAC Right", NULL, SND_SOC_NOPM, 0, 0),
  424. SND_SOC_DAPM_SWITCH("Bypass Left", CS42L52_MISC_CTL,
  425. 6, 0, &passthrul_ctl),
  426. SND_SOC_DAPM_SWITCH("Bypass Right", CS42L52_MISC_CTL,
  427. 7, 0, &passthrur_ctl),
  428. SND_SOC_DAPM_MUX("PCM Left Swap", SND_SOC_NOPM,
  429. 0, 0, &pcma_mixer),
  430. SND_SOC_DAPM_MUX("PCM Right Swap", SND_SOC_NOPM,
  431. 0, 0, &pcmb_mixer),
  432. SND_SOC_DAPM_SWITCH("HP Left Amp", SND_SOC_NOPM, 0, 0, &hpl_ctl),
  433. SND_SOC_DAPM_SWITCH("HP Right Amp", SND_SOC_NOPM, 0, 0, &hpr_ctl),
  434. SND_SOC_DAPM_SWITCH("SPK Left Amp", SND_SOC_NOPM, 0, 0, &spkl_ctl),
  435. SND_SOC_DAPM_SWITCH("SPK Right Amp", SND_SOC_NOPM, 0, 0, &spkr_ctl),
  436. SND_SOC_DAPM_OUTPUT("HPOUTA"),
  437. SND_SOC_DAPM_OUTPUT("HPOUTB"),
  438. SND_SOC_DAPM_OUTPUT("SPKOUTA"),
  439. SND_SOC_DAPM_OUTPUT("SPKOUTB"),
  440. };
  441. static const struct snd_soc_dapm_route cs42l52_audio_map[] = {
  442. {"Capture", NULL, "AIFOUTL"},
  443. {"Capture", NULL, "AIFOUTL"},
  444. {"AIFOUTL", NULL, "Output Mux"},
  445. {"AIFOUTR", NULL, "Output Mux"},
  446. {"Output Mux", "ADC", "ADC Left"},
  447. {"Output Mux", "ADC", "ADC Right"},
  448. {"ADC Left", NULL, "Charge Pump"},
  449. {"ADC Right", NULL, "Charge Pump"},
  450. {"Charge Pump", NULL, "ADC Left Mux"},
  451. {"Charge Pump", NULL, "ADC Right Mux"},
  452. {"ADC Left Mux", "Input1A", "AIN1L"},
  453. {"ADC Right Mux", "Input1B", "AIN1R"},
  454. {"ADC Left Mux", "Input2A", "AIN2L"},
  455. {"ADC Right Mux", "Input2B", "AIN2R"},
  456. {"ADC Left Mux", "Input3A", "AIN3L"},
  457. {"ADC Right Mux", "Input3B", "AIN3R"},
  458. {"ADC Left Mux", "Input4A", "AIN4L"},
  459. {"ADC Right Mux", "Input4B", "AIN4R"},
  460. {"ADC Left Mux", "PGA Input Left", "PGA Left"},
  461. {"ADC Right Mux", "PGA Input Right" , "PGA Right"},
  462. {"PGA Left", "Switch", "AIN1L"},
  463. {"PGA Right", "Switch", "AIN1R"},
  464. {"PGA Left", "Switch", "AIN2L"},
  465. {"PGA Right", "Switch", "AIN2R"},
  466. {"PGA Left", "Switch", "AIN3L"},
  467. {"PGA Right", "Switch", "AIN3R"},
  468. {"PGA Left", "Switch", "AIN4L"},
  469. {"PGA Right", "Switch", "AIN4R"},
  470. {"PGA Left", "Switch", "PGA MICA"},
  471. {"PGA MICA", NULL, "MICA"},
  472. {"PGA Right", "Switch", "PGA MICB"},
  473. {"PGA MICB", NULL, "MICB"},
  474. {"HPOUTA", NULL, "HP Left Amp"},
  475. {"HPOUTB", NULL, "HP Right Amp"},
  476. {"HP Left Amp", NULL, "Bypass Left"},
  477. {"HP Right Amp", NULL, "Bypass Right"},
  478. {"Bypass Left", "Switch", "PGA Left"},
  479. {"Bypass Right", "Switch", "PGA Right"},
  480. {"HP Left Amp", "Switch", "DAC Left"},
  481. {"HP Right Amp", "Switch", "DAC Right"},
  482. {"SPKOUTA", NULL, "SPK Left Amp"},
  483. {"SPKOUTB", NULL, "SPK Right Amp"},
  484. {"SPK Left Amp", NULL, "Beep"},
  485. {"SPK Right Amp", NULL, "Beep"},
  486. {"SPK Left Amp", "Switch", "Playback"},
  487. {"SPK Right Amp", "Switch", "Playback"},
  488. {"DAC Left", NULL, "Beep"},
  489. {"DAC Right", NULL, "Beep"},
  490. {"DAC Left", NULL, "Playback"},
  491. {"DAC Right", NULL, "Playback"},
  492. {"Output Mux", "DSP", "Playback"},
  493. {"Output Mux", "DSP", "Playback"},
  494. {"AIFINL", NULL, "Playback"},
  495. {"AIFINR", NULL, "Playback"},
  496. };
  497. struct cs42l52_clk_para {
  498. u32 mclk;
  499. u32 rate;
  500. u8 speed;
  501. u8 group;
  502. u8 videoclk;
  503. u8 ratio;
  504. u8 mclkdiv2;
  505. };
  506. static const struct cs42l52_clk_para clk_map_table[] = {
  507. /*8k*/
  508. {12288000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
  509. {18432000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
  510. {12000000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
  511. {24000000, 8000, CLK_QS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
  512. {27000000, 8000, CLK_QS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 0},
  513. /*11.025k*/
  514. {11289600, 11025, CLK_QS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  515. {16934400, 11025, CLK_QS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  516. /*16k*/
  517. {12288000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
  518. {18432000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
  519. {12000000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
  520. {24000000, 16000, CLK_HS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
  521. {27000000, 16000, CLK_HS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 1},
  522. /*22.05k*/
  523. {11289600, 22050, CLK_HS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  524. {16934400, 22050, CLK_HS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  525. /* 32k */
  526. {12288000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
  527. {18432000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_128, 0},
  528. {12000000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 0},
  529. {24000000, 32000, CLK_SS_MODE, CLK_32K, CLK_NO_27M, CLK_R_125, 1},
  530. {27000000, 32000, CLK_SS_MODE, CLK_32K, CLK_27M_MCLK, CLK_R_125, 0},
  531. /* 44.1k */
  532. {11289600, 44100, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  533. {16934400, 44100, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  534. /* 48k */
  535. {12288000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  536. {18432000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  537. {12000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 0},
  538. {24000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 1},
  539. {27000000, 48000, CLK_SS_MODE, CLK_NO_32K, CLK_27M_MCLK, CLK_R_125, 1},
  540. /* 88.2k */
  541. {11289600, 88200, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  542. {16934400, 88200, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  543. /* 96k */
  544. {12288000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  545. {18432000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_128, 0},
  546. {12000000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 0},
  547. {24000000, 96000, CLK_DS_MODE, CLK_NO_32K, CLK_NO_27M, CLK_R_125, 1},
  548. };
  549. static int cs42l52_get_clk(int mclk, int rate)
  550. {
  551. int i, ret = -EINVAL;
  552. u_int mclk1, mclk2 = 0;
  553. for (i = 0; i < ARRAY_SIZE(clk_map_table); i++) {
  554. if (clk_map_table[i].rate == rate) {
  555. mclk1 = clk_map_table[i].mclk;
  556. if (abs(mclk - mclk1) < abs(mclk - mclk2)) {
  557. mclk2 = mclk1;
  558. ret = i;
  559. }
  560. }
  561. }
  562. return ret;
  563. }
  564. static int cs42l52_set_sysclk(struct snd_soc_dai *codec_dai,
  565. int clk_id, unsigned int freq, int dir)
  566. {
  567. struct snd_soc_component *component = codec_dai->component;
  568. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  569. if ((freq >= CS42L52_MIN_CLK) && (freq <= CS42L52_MAX_CLK)) {
  570. cs42l52->sysclk = freq;
  571. } else {
  572. dev_err(component->dev, "Invalid freq parameter\n");
  573. return -EINVAL;
  574. }
  575. return 0;
  576. }
  577. static int cs42l52_set_fmt(struct snd_soc_dai *codec_dai, unsigned int fmt)
  578. {
  579. struct snd_soc_component *component = codec_dai->component;
  580. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  581. u8 iface = 0;
  582. switch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {
  583. case SND_SOC_DAIFMT_CBM_CFM:
  584. iface = CS42L52_IFACE_CTL1_MASTER;
  585. break;
  586. case SND_SOC_DAIFMT_CBS_CFS:
  587. iface = CS42L52_IFACE_CTL1_SLAVE;
  588. break;
  589. default:
  590. return -EINVAL;
  591. }
  592. /* interface format */
  593. switch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {
  594. case SND_SOC_DAIFMT_I2S:
  595. iface |= CS42L52_IFACE_CTL1_ADC_FMT_I2S |
  596. CS42L52_IFACE_CTL1_DAC_FMT_I2S;
  597. break;
  598. case SND_SOC_DAIFMT_RIGHT_J:
  599. iface |= CS42L52_IFACE_CTL1_DAC_FMT_RIGHT_J;
  600. break;
  601. case SND_SOC_DAIFMT_LEFT_J:
  602. iface |= CS42L52_IFACE_CTL1_ADC_FMT_LEFT_J |
  603. CS42L52_IFACE_CTL1_DAC_FMT_LEFT_J;
  604. break;
  605. case SND_SOC_DAIFMT_DSP_A:
  606. iface |= CS42L52_IFACE_CTL1_DSP_MODE_EN;
  607. break;
  608. case SND_SOC_DAIFMT_DSP_B:
  609. break;
  610. default:
  611. return -EINVAL;
  612. }
  613. /* clock inversion */
  614. switch (fmt & SND_SOC_DAIFMT_INV_MASK) {
  615. case SND_SOC_DAIFMT_NB_NF:
  616. break;
  617. case SND_SOC_DAIFMT_IB_IF:
  618. iface |= CS42L52_IFACE_CTL1_INV_SCLK;
  619. break;
  620. case SND_SOC_DAIFMT_IB_NF:
  621. iface |= CS42L52_IFACE_CTL1_INV_SCLK;
  622. break;
  623. case SND_SOC_DAIFMT_NB_IF:
  624. break;
  625. default:
  626. return -EINVAL;
  627. }
  628. cs42l52->config.format = iface;
  629. snd_soc_component_write(component, CS42L52_IFACE_CTL1, cs42l52->config.format);
  630. return 0;
  631. }
  632. static int cs42l52_mute(struct snd_soc_dai *dai, int mute, int direction)
  633. {
  634. struct snd_soc_component *component = dai->component;
  635. if (mute)
  636. snd_soc_component_update_bits(component, CS42L52_PB_CTL1,
  637. CS42L52_PB_CTL1_MUTE_MASK,
  638. CS42L52_PB_CTL1_MUTE);
  639. else
  640. snd_soc_component_update_bits(component, CS42L52_PB_CTL1,
  641. CS42L52_PB_CTL1_MUTE_MASK,
  642. CS42L52_PB_CTL1_UNMUTE);
  643. return 0;
  644. }
  645. static int cs42l52_pcm_hw_params(struct snd_pcm_substream *substream,
  646. struct snd_pcm_hw_params *params,
  647. struct snd_soc_dai *dai)
  648. {
  649. struct snd_soc_component *component = dai->component;
  650. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  651. u32 clk = 0;
  652. int index;
  653. index = cs42l52_get_clk(cs42l52->sysclk, params_rate(params));
  654. if (index >= 0) {
  655. cs42l52->sysclk = clk_map_table[index].mclk;
  656. clk |= (clk_map_table[index].speed << CLK_SPEED_SHIFT) |
  657. (clk_map_table[index].group << CLK_32K_SR_SHIFT) |
  658. (clk_map_table[index].videoclk << CLK_27M_MCLK_SHIFT) |
  659. (clk_map_table[index].ratio << CLK_RATIO_SHIFT) |
  660. clk_map_table[index].mclkdiv2;
  661. snd_soc_component_write(component, CS42L52_CLK_CTL, clk);
  662. } else {
  663. dev_err(component->dev, "can't get correct mclk\n");
  664. return -EINVAL;
  665. }
  666. return 0;
  667. }
  668. static int cs42l52_set_bias_level(struct snd_soc_component *component,
  669. enum snd_soc_bias_level level)
  670. {
  671. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  672. switch (level) {
  673. case SND_SOC_BIAS_ON:
  674. break;
  675. case SND_SOC_BIAS_PREPARE:
  676. snd_soc_component_update_bits(component, CS42L52_PWRCTL1,
  677. CS42L52_PWRCTL1_PDN_CODEC, 0);
  678. break;
  679. case SND_SOC_BIAS_STANDBY:
  680. if (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF) {
  681. regcache_cache_only(cs42l52->regmap, false);
  682. regcache_sync(cs42l52->regmap);
  683. }
  684. snd_soc_component_write(component, CS42L52_PWRCTL1, CS42L52_PWRCTL1_PDN_ALL);
  685. break;
  686. case SND_SOC_BIAS_OFF:
  687. snd_soc_component_write(component, CS42L52_PWRCTL1, CS42L52_PWRCTL1_PDN_ALL);
  688. regcache_cache_only(cs42l52->regmap, true);
  689. break;
  690. }
  691. return 0;
  692. }
  693. #define CS42L52_RATES (SNDRV_PCM_RATE_8000_96000)
  694. #define CS42L52_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_U16_LE | \
  695. SNDRV_PCM_FMTBIT_S18_3LE | SNDRV_PCM_FMTBIT_U18_3LE | \
  696. SNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_U20_3LE | \
  697. SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_U24_LE)
  698. static const struct snd_soc_dai_ops cs42l52_ops = {
  699. .hw_params = cs42l52_pcm_hw_params,
  700. .mute_stream = cs42l52_mute,
  701. .set_fmt = cs42l52_set_fmt,
  702. .set_sysclk = cs42l52_set_sysclk,
  703. .no_capture_mute = 1,
  704. };
  705. static struct snd_soc_dai_driver cs42l52_dai = {
  706. .name = "cs42l52",
  707. .playback = {
  708. .stream_name = "Playback",
  709. .channels_min = 1,
  710. .channels_max = 2,
  711. .rates = CS42L52_RATES,
  712. .formats = CS42L52_FORMATS,
  713. },
  714. .capture = {
  715. .stream_name = "Capture",
  716. .channels_min = 1,
  717. .channels_max = 2,
  718. .rates = CS42L52_RATES,
  719. .formats = CS42L52_FORMATS,
  720. },
  721. .ops = &cs42l52_ops,
  722. };
  723. static int beep_rates[] = {
  724. 261, 522, 585, 667, 706, 774, 889, 1000,
  725. 1043, 1200, 1333, 1412, 1600, 1714, 2000, 2182
  726. };
  727. static void cs42l52_beep_work(struct work_struct *work)
  728. {
  729. struct cs42l52_private *cs42l52 =
  730. container_of(work, struct cs42l52_private, beep_work);
  731. struct snd_soc_component *component = cs42l52->component;
  732. struct snd_soc_dapm_context *dapm = snd_soc_component_get_dapm(component);
  733. int i;
  734. int val = 0;
  735. int best = 0;
  736. if (cs42l52->beep_rate) {
  737. for (i = 0; i < ARRAY_SIZE(beep_rates); i++) {
  738. if (abs(cs42l52->beep_rate - beep_rates[i]) <
  739. abs(cs42l52->beep_rate - beep_rates[best]))
  740. best = i;
  741. }
  742. dev_dbg(component->dev, "Set beep rate %dHz for requested %dHz\n",
  743. beep_rates[best], cs42l52->beep_rate);
  744. val = (best << CS42L52_BEEP_RATE_SHIFT);
  745. snd_soc_dapm_enable_pin(dapm, "Beep");
  746. } else {
  747. dev_dbg(component->dev, "Disabling beep\n");
  748. snd_soc_dapm_disable_pin(dapm, "Beep");
  749. }
  750. snd_soc_component_update_bits(component, CS42L52_BEEP_FREQ,
  751. CS42L52_BEEP_RATE_MASK, val);
  752. snd_soc_dapm_sync(dapm);
  753. }
  754. /* For usability define a way of injecting beep events for the device -
  755. * many systems will not have a keyboard.
  756. */
  757. static int cs42l52_beep_event(struct input_dev *dev, unsigned int type,
  758. unsigned int code, int hz)
  759. {
  760. struct snd_soc_component *component = input_get_drvdata(dev);
  761. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  762. dev_dbg(component->dev, "Beep event %x %x\n", code, hz);
  763. switch (code) {
  764. case SND_BELL:
  765. if (hz)
  766. hz = 261;
  767. case SND_TONE:
  768. break;
  769. default:
  770. return -1;
  771. }
  772. /* Kick the beep from a workqueue */
  773. cs42l52->beep_rate = hz;
  774. schedule_work(&cs42l52->beep_work);
  775. return 0;
  776. }
  777. static ssize_t cs42l52_beep_set(struct device *dev,
  778. struct device_attribute *attr,
  779. const char *buf, size_t count)
  780. {
  781. struct cs42l52_private *cs42l52 = dev_get_drvdata(dev);
  782. long int time;
  783. int ret;
  784. ret = kstrtol(buf, 10, &time);
  785. if (ret != 0)
  786. return ret;
  787. input_event(cs42l52->beep, EV_SND, SND_TONE, time);
  788. return count;
  789. }
  790. static DEVICE_ATTR(beep, 0200, NULL, cs42l52_beep_set);
  791. static void cs42l52_init_beep(struct snd_soc_component *component)
  792. {
  793. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  794. int ret;
  795. cs42l52->beep = devm_input_allocate_device(component->dev);
  796. if (!cs42l52->beep) {
  797. dev_err(component->dev, "Failed to allocate beep device\n");
  798. return;
  799. }
  800. INIT_WORK(&cs42l52->beep_work, cs42l52_beep_work);
  801. cs42l52->beep_rate = 0;
  802. cs42l52->beep->name = "CS42L52 Beep Generator";
  803. cs42l52->beep->phys = dev_name(component->dev);
  804. cs42l52->beep->id.bustype = BUS_I2C;
  805. cs42l52->beep->evbit[0] = BIT_MASK(EV_SND);
  806. cs42l52->beep->sndbit[0] = BIT_MASK(SND_BELL) | BIT_MASK(SND_TONE);
  807. cs42l52->beep->event = cs42l52_beep_event;
  808. cs42l52->beep->dev.parent = component->dev;
  809. input_set_drvdata(cs42l52->beep, component);
  810. ret = input_register_device(cs42l52->beep);
  811. if (ret != 0) {
  812. cs42l52->beep = NULL;
  813. dev_err(component->dev, "Failed to register beep device\n");
  814. }
  815. ret = device_create_file(component->dev, &dev_attr_beep);
  816. if (ret != 0) {
  817. dev_err(component->dev, "Failed to create keyclick file: %d\n",
  818. ret);
  819. }
  820. }
  821. static void cs42l52_free_beep(struct snd_soc_component *component)
  822. {
  823. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  824. device_remove_file(component->dev, &dev_attr_beep);
  825. cancel_work_sync(&cs42l52->beep_work);
  826. cs42l52->beep = NULL;
  827. snd_soc_component_update_bits(component, CS42L52_BEEP_TONE_CTL,
  828. CS42L52_BEEP_EN_MASK, 0);
  829. }
  830. static int cs42l52_probe(struct snd_soc_component *component)
  831. {
  832. struct cs42l52_private *cs42l52 = snd_soc_component_get_drvdata(component);
  833. regcache_cache_only(cs42l52->regmap, true);
  834. cs42l52_add_mic_controls(component);
  835. cs42l52_init_beep(component);
  836. cs42l52->sysclk = CS42L52_DEFAULT_CLK;
  837. cs42l52->config.format = CS42L52_DEFAULT_FORMAT;
  838. return 0;
  839. }
  840. static void cs42l52_remove(struct snd_soc_component *component)
  841. {
  842. cs42l52_free_beep(component);
  843. }
  844. static const struct snd_soc_component_driver soc_component_dev_cs42l52 = {
  845. .probe = cs42l52_probe,
  846. .remove = cs42l52_remove,
  847. .set_bias_level = cs42l52_set_bias_level,
  848. .controls = cs42l52_snd_controls,
  849. .num_controls = ARRAY_SIZE(cs42l52_snd_controls),
  850. .dapm_widgets = cs42l52_dapm_widgets,
  851. .num_dapm_widgets = ARRAY_SIZE(cs42l52_dapm_widgets),
  852. .dapm_routes = cs42l52_audio_map,
  853. .num_dapm_routes = ARRAY_SIZE(cs42l52_audio_map),
  854. .suspend_bias_off = 1,
  855. .idle_bias_on = 1,
  856. .use_pmdown_time = 1,
  857. .endianness = 1,
  858. .non_legacy_dai_naming = 1,
  859. };
  860. /* Current and threshold powerup sequence Pg37 */
  861. static const struct reg_sequence cs42l52_threshold_patch[] = {
  862. { 0x00, 0x99 },
  863. { 0x3E, 0xBA },
  864. { 0x47, 0x80 },
  865. { 0x32, 0xBB },
  866. { 0x32, 0x3B },
  867. { 0x00, 0x00 },
  868. };
  869. static const struct regmap_config cs42l52_regmap = {
  870. .reg_bits = 8,
  871. .val_bits = 8,
  872. .max_register = CS42L52_MAX_REGISTER,
  873. .reg_defaults = cs42l52_reg_defaults,
  874. .num_reg_defaults = ARRAY_SIZE(cs42l52_reg_defaults),
  875. .readable_reg = cs42l52_readable_register,
  876. .volatile_reg = cs42l52_volatile_register,
  877. .cache_type = REGCACHE_RBTREE,
  878. };
  879. static int cs42l52_i2c_probe(struct i2c_client *i2c_client,
  880. const struct i2c_device_id *id)
  881. {
  882. struct cs42l52_private *cs42l52;
  883. struct cs42l52_platform_data *pdata = dev_get_platdata(&i2c_client->dev);
  884. int ret;
  885. unsigned int devid = 0;
  886. unsigned int reg;
  887. u32 val32;
  888. cs42l52 = devm_kzalloc(&i2c_client->dev, sizeof(*cs42l52), GFP_KERNEL);
  889. if (cs42l52 == NULL)
  890. return -ENOMEM;
  891. cs42l52->dev = &i2c_client->dev;
  892. cs42l52->regmap = devm_regmap_init_i2c(i2c_client, &cs42l52_regmap);
  893. if (IS_ERR(cs42l52->regmap)) {
  894. ret = PTR_ERR(cs42l52->regmap);
  895. dev_err(&i2c_client->dev, "regmap_init() failed: %d\n", ret);
  896. return ret;
  897. }
  898. if (pdata) {
  899. cs42l52->pdata = *pdata;
  900. } else {
  901. pdata = devm_kzalloc(&i2c_client->dev, sizeof(*pdata),
  902. GFP_KERNEL);
  903. if (!pdata)
  904. return -ENOMEM;
  905. if (i2c_client->dev.of_node) {
  906. if (of_property_read_bool(i2c_client->dev.of_node,
  907. "cirrus,mica-differential-cfg"))
  908. pdata->mica_diff_cfg = true;
  909. if (of_property_read_bool(i2c_client->dev.of_node,
  910. "cirrus,micb-differential-cfg"))
  911. pdata->micb_diff_cfg = true;
  912. if (of_property_read_u32(i2c_client->dev.of_node,
  913. "cirrus,micbias-lvl", &val32) >= 0)
  914. pdata->micbias_lvl = val32;
  915. if (of_property_read_u32(i2c_client->dev.of_node,
  916. "cirrus,chgfreq-divisor", &val32) >= 0)
  917. pdata->chgfreq = val32;
  918. pdata->reset_gpio =
  919. of_get_named_gpio(i2c_client->dev.of_node,
  920. "cirrus,reset-gpio", 0);
  921. }
  922. cs42l52->pdata = *pdata;
  923. }
  924. if (cs42l52->pdata.reset_gpio) {
  925. ret = devm_gpio_request_one(&i2c_client->dev,
  926. cs42l52->pdata.reset_gpio,
  927. GPIOF_OUT_INIT_HIGH,
  928. "CS42L52 /RST");
  929. if (ret < 0) {
  930. dev_err(&i2c_client->dev, "Failed to request /RST %d: %d\n",
  931. cs42l52->pdata.reset_gpio, ret);
  932. return ret;
  933. }
  934. gpio_set_value_cansleep(cs42l52->pdata.reset_gpio, 0);
  935. gpio_set_value_cansleep(cs42l52->pdata.reset_gpio, 1);
  936. }
  937. i2c_set_clientdata(i2c_client, cs42l52);
  938. ret = regmap_register_patch(cs42l52->regmap, cs42l52_threshold_patch,
  939. ARRAY_SIZE(cs42l52_threshold_patch));
  940. if (ret != 0)
  941. dev_warn(cs42l52->dev, "Failed to apply regmap patch: %d\n",
  942. ret);
  943. ret = regmap_read(cs42l52->regmap, CS42L52_CHIP, &reg);
  944. devid = reg & CS42L52_CHIP_ID_MASK;
  945. if (devid != CS42L52_CHIP_ID) {
  946. ret = -ENODEV;
  947. dev_err(&i2c_client->dev,
  948. "CS42L52 Device ID (%X). Expected %X\n",
  949. devid, CS42L52_CHIP_ID);
  950. return ret;
  951. }
  952. dev_info(&i2c_client->dev, "Cirrus Logic CS42L52, Revision: %02X\n",
  953. reg & CS42L52_CHIP_REV_MASK);
  954. /* Set Platform Data */
  955. if (cs42l52->pdata.mica_diff_cfg)
  956. regmap_update_bits(cs42l52->regmap, CS42L52_MICA_CTL,
  957. CS42L52_MIC_CTL_TYPE_MASK,
  958. cs42l52->pdata.mica_diff_cfg <<
  959. CS42L52_MIC_CTL_TYPE_SHIFT);
  960. if (cs42l52->pdata.micb_diff_cfg)
  961. regmap_update_bits(cs42l52->regmap, CS42L52_MICB_CTL,
  962. CS42L52_MIC_CTL_TYPE_MASK,
  963. cs42l52->pdata.micb_diff_cfg <<
  964. CS42L52_MIC_CTL_TYPE_SHIFT);
  965. if (cs42l52->pdata.chgfreq)
  966. regmap_update_bits(cs42l52->regmap, CS42L52_CHARGE_PUMP,
  967. CS42L52_CHARGE_PUMP_MASK,
  968. cs42l52->pdata.chgfreq <<
  969. CS42L52_CHARGE_PUMP_SHIFT);
  970. if (cs42l52->pdata.micbias_lvl)
  971. regmap_update_bits(cs42l52->regmap, CS42L52_IFACE_CTL2,
  972. CS42L52_IFACE_CTL2_BIAS_LVL,
  973. cs42l52->pdata.micbias_lvl);
  974. ret = devm_snd_soc_register_component(&i2c_client->dev,
  975. &soc_component_dev_cs42l52, &cs42l52_dai, 1);
  976. if (ret < 0)
  977. return ret;
  978. return 0;
  979. }
  980. static const struct of_device_id cs42l52_of_match[] = {
  981. { .compatible = "cirrus,cs42l52", },
  982. {},
  983. };
  984. MODULE_DEVICE_TABLE(of, cs42l52_of_match);
  985. static const struct i2c_device_id cs42l52_id[] = {
  986. { "cs42l52", 0 },
  987. { }
  988. };
  989. MODULE_DEVICE_TABLE(i2c, cs42l52_id);
  990. static struct i2c_driver cs42l52_i2c_driver = {
  991. .driver = {
  992. .name = "cs42l52",
  993. .of_match_table = cs42l52_of_match,
  994. },
  995. .id_table = cs42l52_id,
  996. .probe = cs42l52_i2c_probe,
  997. };
  998. module_i2c_driver(cs42l52_i2c_driver);
  999. MODULE_DESCRIPTION("ASoC CS42L52 driver");
  1000. MODULE_AUTHOR("Georgi Vlaev, Nucleus Systems Ltd, <joe@nucleusys.com>");
  1001. MODULE_AUTHOR("Brian Austin, Cirrus Logic Inc, <brian.austin@cirrus.com>");
  1002. MODULE_LICENSE("GPL");