tid_rdma_defs.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
  2. /*
  3. * Copyright(c) 2018 Intel Corporation.
  4. *
  5. */
  6. #ifndef TID_RDMA_DEFS_H
  7. #define TID_RDMA_DEFS_H
  8. #include <rdma/ib_pack.h>
  9. struct tid_rdma_read_req {
  10. __le32 kdeth0;
  11. __le32 kdeth1;
  12. struct ib_reth reth;
  13. __be32 tid_flow_psn;
  14. __be32 tid_flow_qp;
  15. __be32 verbs_qp;
  16. };
  17. struct tid_rdma_read_resp {
  18. __le32 kdeth0;
  19. __le32 kdeth1;
  20. __be32 aeth;
  21. __be32 reserved[4];
  22. __be32 verbs_psn;
  23. __be32 verbs_qp;
  24. };
  25. struct tid_rdma_write_req {
  26. __le32 kdeth0;
  27. __le32 kdeth1;
  28. struct ib_reth reth;
  29. __be32 reserved[2];
  30. __be32 verbs_qp;
  31. };
  32. struct tid_rdma_write_resp {
  33. __le32 kdeth0;
  34. __le32 kdeth1;
  35. __be32 aeth;
  36. __be32 reserved[3];
  37. __be32 tid_flow_psn;
  38. __be32 tid_flow_qp;
  39. __be32 verbs_qp;
  40. };
  41. struct tid_rdma_write_data {
  42. __le32 kdeth0;
  43. __le32 kdeth1;
  44. __be32 reserved[6];
  45. __be32 verbs_qp;
  46. };
  47. struct tid_rdma_resync {
  48. __le32 kdeth0;
  49. __le32 kdeth1;
  50. __be32 reserved[6];
  51. __be32 verbs_qp;
  52. };
  53. struct tid_rdma_ack {
  54. __le32 kdeth0;
  55. __le32 kdeth1;
  56. __be32 aeth;
  57. __be32 reserved[2];
  58. __be32 tid_flow_psn;
  59. __be32 verbs_psn;
  60. __be32 tid_flow_qp;
  61. __be32 verbs_qp;
  62. };
  63. /*
  64. * TID RDMA Opcodes
  65. */
  66. #define IB_OPCODE_TID_RDMA 0xe0
  67. enum {
  68. IB_OPCODE_WRITE_REQ = 0x0,
  69. IB_OPCODE_WRITE_RESP = 0x1,
  70. IB_OPCODE_WRITE_DATA = 0x2,
  71. IB_OPCODE_WRITE_DATA_LAST = 0x3,
  72. IB_OPCODE_READ_REQ = 0x4,
  73. IB_OPCODE_READ_RESP = 0x5,
  74. IB_OPCODE_RESYNC = 0x6,
  75. IB_OPCODE_ACK = 0x7,
  76. IB_OPCODE(TID_RDMA, WRITE_REQ),
  77. IB_OPCODE(TID_RDMA, WRITE_RESP),
  78. IB_OPCODE(TID_RDMA, WRITE_DATA),
  79. IB_OPCODE(TID_RDMA, WRITE_DATA_LAST),
  80. IB_OPCODE(TID_RDMA, READ_REQ),
  81. IB_OPCODE(TID_RDMA, READ_RESP),
  82. IB_OPCODE(TID_RDMA, RESYNC),
  83. IB_OPCODE(TID_RDMA, ACK),
  84. };
  85. #define TID_OP(x) IB_OPCODE_TID_RDMA_##x
  86. /*
  87. * Define TID RDMA specific WR opcodes. The ib_wr_opcode
  88. * enum already provides some reserved values for use by
  89. * low level drivers. Two of those are used but renamed
  90. * to be more descriptive.
  91. */
  92. #define IB_WR_TID_RDMA_WRITE IB_WR_RESERVED1
  93. #define IB_WR_TID_RDMA_READ IB_WR_RESERVED2
  94. #endif /* TID_RDMA_DEFS_H */