12345678910111213141516171819202122232425262728293031323334 |
- /* SPDX-License-Identifier: GPL-2.0-or-later */
- /*
- * include/linux/atmel_pdc.h
- *
- * Copyright (C) 2005 Ivan Kokshaysky
- * Copyright (C) SAN People
- *
- * Peripheral Data Controller (PDC) registers.
- * Based on AT91RM9200 datasheet revision E.
- */
- #ifndef ATMEL_PDC_H
- #define ATMEL_PDC_H
- #define ATMEL_PDC_RPR 0x100 /* Receive Pointer Register */
- #define ATMEL_PDC_RCR 0x104 /* Receive Counter Register */
- #define ATMEL_PDC_TPR 0x108 /* Transmit Pointer Register */
- #define ATMEL_PDC_TCR 0x10c /* Transmit Counter Register */
- #define ATMEL_PDC_RNPR 0x110 /* Receive Next Pointer Register */
- #define ATMEL_PDC_RNCR 0x114 /* Receive Next Counter Register */
- #define ATMEL_PDC_TNPR 0x118 /* Transmit Next Pointer Register */
- #define ATMEL_PDC_TNCR 0x11c /* Transmit Next Counter Register */
- #define ATMEL_PDC_PTCR 0x120 /* Transfer Control Register */
- #define ATMEL_PDC_RXTEN (1 << 0) /* Receiver Transfer Enable */
- #define ATMEL_PDC_RXTDIS (1 << 1) /* Receiver Transfer Disable */
- #define ATMEL_PDC_TXTEN (1 << 8) /* Transmitter Transfer Enable */
- #define ATMEL_PDC_TXTDIS (1 << 9) /* Transmitter Transfer Disable */
- #define ATMEL_PDC_PTSR 0x124 /* Transfer Status Register */
- #define ATMEL_PDC_SCND_BUF_OFF 0x10 /* Offset between first and second buffer registers */
- #endif
|