qcom,gcc-msm8960.h 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2013, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef _DT_BINDINGS_RESET_MSM_GCC_8960_H
  6. #define _DT_BINDINGS_RESET_MSM_GCC_8960_H
  7. #define SFAB_MSS_Q6_SW_RESET 0
  8. #define SFAB_MSS_Q6_FW_RESET 1
  9. #define QDSS_STM_RESET 2
  10. #define AFAB_SMPSS_S_RESET 3
  11. #define AFAB_SMPSS_M1_RESET 4
  12. #define AFAB_SMPSS_M0_RESET 5
  13. #define AFAB_EBI1_CH0_RESET 6
  14. #define AFAB_EBI1_CH1_RESET 7
  15. #define SFAB_ADM0_M0_RESET 8
  16. #define SFAB_ADM0_M1_RESET 9
  17. #define SFAB_ADM0_M2_RESET 10
  18. #define ADM0_C2_RESET 11
  19. #define ADM0_C1_RESET 12
  20. #define ADM0_C0_RESET 13
  21. #define ADM0_PBUS_RESET 14
  22. #define ADM0_RESET 15
  23. #define QDSS_CLKS_SW_RESET 16
  24. #define QDSS_POR_RESET 17
  25. #define QDSS_TSCTR_RESET 18
  26. #define QDSS_HRESET_RESET 19
  27. #define QDSS_AXI_RESET 20
  28. #define QDSS_DBG_RESET 21
  29. #define PCIE_A_RESET 22
  30. #define PCIE_AUX_RESET 23
  31. #define PCIE_H_RESET 24
  32. #define SFAB_PCIE_M_RESET 25
  33. #define SFAB_PCIE_S_RESET 26
  34. #define SFAB_MSS_M_RESET 27
  35. #define SFAB_USB3_M_RESET 28
  36. #define SFAB_RIVA_M_RESET 29
  37. #define SFAB_LPASS_RESET 30
  38. #define SFAB_AFAB_M_RESET 31
  39. #define AFAB_SFAB_M0_RESET 32
  40. #define AFAB_SFAB_M1_RESET 33
  41. #define SFAB_SATA_S_RESET 34
  42. #define SFAB_DFAB_M_RESET 35
  43. #define DFAB_SFAB_M_RESET 36
  44. #define DFAB_SWAY0_RESET 37
  45. #define DFAB_SWAY1_RESET 38
  46. #define DFAB_ARB0_RESET 39
  47. #define DFAB_ARB1_RESET 40
  48. #define PPSS_PROC_RESET 41
  49. #define PPSS_RESET 42
  50. #define DMA_BAM_RESET 43
  51. #define SPS_TIC_H_RESET 44
  52. #define SLIMBUS_H_RESET 45
  53. #define SFAB_CFPB_M_RESET 46
  54. #define SFAB_CFPB_S_RESET 47
  55. #define TSIF_H_RESET 48
  56. #define CE1_H_RESET 49
  57. #define CE1_CORE_RESET 50
  58. #define CE1_SLEEP_RESET 51
  59. #define CE2_H_RESET 52
  60. #define CE2_CORE_RESET 53
  61. #define SFAB_SFPB_M_RESET 54
  62. #define SFAB_SFPB_S_RESET 55
  63. #define RPM_PROC_RESET 56
  64. #define PMIC_SSBI2_RESET 57
  65. #define SDC1_RESET 58
  66. #define SDC2_RESET 59
  67. #define SDC3_RESET 60
  68. #define SDC4_RESET 61
  69. #define SDC5_RESET 62
  70. #define DFAB_A2_RESET 63
  71. #define USB_HS1_RESET 64
  72. #define USB_HSIC_RESET 65
  73. #define USB_FS1_XCVR_RESET 66
  74. #define USB_FS1_RESET 67
  75. #define USB_FS2_XCVR_RESET 68
  76. #define USB_FS2_RESET 69
  77. #define GSBI1_RESET 70
  78. #define GSBI2_RESET 71
  79. #define GSBI3_RESET 72
  80. #define GSBI4_RESET 73
  81. #define GSBI5_RESET 74
  82. #define GSBI6_RESET 75
  83. #define GSBI7_RESET 76
  84. #define GSBI8_RESET 77
  85. #define GSBI9_RESET 78
  86. #define GSBI10_RESET 79
  87. #define GSBI11_RESET 80
  88. #define GSBI12_RESET 81
  89. #define SPDM_RESET 82
  90. #define TLMM_H_RESET 83
  91. #define SFAB_MSS_S_RESET 84
  92. #define MSS_SLP_RESET 85
  93. #define MSS_Q6SW_JTAG_RESET 86
  94. #define MSS_Q6FW_JTAG_RESET 87
  95. #define MSS_RESET 88
  96. #define SATA_H_RESET 89
  97. #define SATA_RXOOB_RESE 90
  98. #define SATA_PMALIVE_RESET 91
  99. #define SATA_SFAB_M_RESET 92
  100. #define TSSC_RESET 93
  101. #define PDM_RESET 94
  102. #define MPM_H_RESET 95
  103. #define MPM_RESET 96
  104. #define SFAB_SMPSS_S_RESET 97
  105. #define PRNG_RESET 98
  106. #define RIVA_RESET 99
  107. #define USB_HS3_RESET 100
  108. #define USB_HS4_RESET 101
  109. #define CE3_RESET 102
  110. #define PCIE_EXT_PCI_RESET 103
  111. #define PCIE_PHY_RESET 104
  112. #define PCIE_PCI_RESET 105
  113. #define PCIE_POR_RESET 106
  114. #define PCIE_HCLK_RESET 107
  115. #define PCIE_ACLK_RESET 108
  116. #define CE3_H_RESET 109
  117. #define SFAB_CE3_M_RESET 110
  118. #define SFAB_CE3_S_RESET 111
  119. #define SATA_RESET 112
  120. #define CE3_SLEEP_RESET 113
  121. #define GSS_SLP_RESET 114
  122. #define GSS_RESET 115
  123. #endif