amlogic,meson-axg-reset.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. /* SPDX-License-Identifier: GPL-2.0+ OR BSD-3-Clause */
  2. /*
  3. * Copyright (c) 2016 BayLibre, SAS.
  4. * Author: Neil Armstrong <narmstrong@baylibre.com>
  5. *
  6. * Copyright (c) 2017 Amlogic, inc.
  7. * Author: Yixun Lan <yixun.lan@amlogic.com>
  8. *
  9. */
  10. #ifndef _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H
  11. #define _DT_BINDINGS_AMLOGIC_MESON_AXG_RESET_H
  12. /* RESET0 */
  13. #define RESET_HIU 0
  14. #define RESET_PCIE_A 1
  15. #define RESET_PCIE_B 2
  16. #define RESET_DDR_TOP 3
  17. /* 4 */
  18. #define RESET_VIU 5
  19. #define RESET_PCIE_PHY 6
  20. #define RESET_PCIE_APB 7
  21. /* 8 */
  22. /* 9 */
  23. #define RESET_VENC 10
  24. #define RESET_ASSIST 11
  25. /* 12 */
  26. #define RESET_VCBUS 13
  27. /* 14 */
  28. /* 15 */
  29. #define RESET_GIC 16
  30. #define RESET_CAPB3_DECODE 17
  31. /* 18-21 */
  32. #define RESET_SYS_CPU_CAPB3 22
  33. #define RESET_CBUS_CAPB3 23
  34. #define RESET_AHB_CNTL 24
  35. #define RESET_AHB_DATA 25
  36. #define RESET_VCBUS_CLK81 26
  37. #define RESET_MMC 27
  38. /* 28-31 */
  39. /* RESET1 */
  40. /* 32 */
  41. /* 33 */
  42. #define RESET_USB_OTG 34
  43. #define RESET_DDR 35
  44. #define RESET_AO_RESET 36
  45. /* 37 */
  46. #define RESET_AHB_SRAM 38
  47. /* 39 */
  48. /* 40 */
  49. #define RESET_DMA 41
  50. #define RESET_ISA 42
  51. #define RESET_ETHERNET 43
  52. /* 44 */
  53. #define RESET_SD_EMMC_B 45
  54. #define RESET_SD_EMMC_C 46
  55. #define RESET_ROM_BOOT 47
  56. #define RESET_SYS_CPU_0 48
  57. #define RESET_SYS_CPU_1 49
  58. #define RESET_SYS_CPU_2 50
  59. #define RESET_SYS_CPU_3 51
  60. #define RESET_SYS_CPU_CORE_0 52
  61. #define RESET_SYS_CPU_CORE_1 53
  62. #define RESET_SYS_CPU_CORE_2 54
  63. #define RESET_SYS_CPU_CORE_3 55
  64. #define RESET_SYS_PLL_DIV 56
  65. #define RESET_SYS_CPU_AXI 57
  66. #define RESET_SYS_CPU_L2 58
  67. #define RESET_SYS_CPU_P 59
  68. #define RESET_SYS_CPU_MBIST 60
  69. /* 61-63 */
  70. /* RESET2 */
  71. /* 64 */
  72. /* 65 */
  73. #define RESET_AUDIO 66
  74. /* 67 */
  75. #define RESET_MIPI_HOST 68
  76. #define RESET_AUDIO_LOCKER 69
  77. #define RESET_GE2D 70
  78. /* 71-76 */
  79. #define RESET_AO_CPU_RESET 77
  80. /* 78-95 */
  81. /* RESET3 */
  82. #define RESET_RING_OSCILLATOR 96
  83. /* 97-127 */
  84. /* RESET4 */
  85. /* 128 */
  86. /* 129 */
  87. #define RESET_MIPI_PHY 130
  88. /* 131-140 */
  89. #define RESET_VENCL 141
  90. #define RESET_I2C_MASTER_2 142
  91. #define RESET_I2C_MASTER_1 143
  92. /* 144-159 */
  93. /* RESET5 */
  94. /* 160-191 */
  95. /* RESET6 */
  96. #define RESET_PERIPHS_GENERAL 192
  97. #define RESET_PERIPHS_SPICC 193
  98. /* 194 */
  99. /* 195 */
  100. #define RESET_PERIPHS_I2C_MASTER_0 196
  101. /* 197-200 */
  102. #define RESET_PERIPHS_UART_0 201
  103. #define RESET_PERIPHS_UART_1 202
  104. /* 203-204 */
  105. #define RESET_PERIPHS_SPI_0 205
  106. #define RESET_PERIPHS_I2C_MASTER_3 206
  107. /* 207-223 */
  108. /* RESET7 */
  109. #define RESET_USB_DDR_0 224
  110. #define RESET_USB_DDR_1 225
  111. #define RESET_USB_DDR_2 226
  112. #define RESET_USB_DDR_3 227
  113. /* 228 */
  114. #define RESET_DEVICE_MMC_ARB 229
  115. /* 230 */
  116. #define RESET_VID_LOCK 231
  117. #define RESET_A9_DMC_PIPEL 232
  118. #define RESET_DMC_VPU_PIPEL 233
  119. /* 234-255 */
  120. #endif