123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104 |
- /* SPDX-License-Identifier: GPL-2.0-or-later */
- #ifndef __DT_BINDINGS_LIGHT_C910_PINCTRL_H__
- #define __DT_BINDINGS_LIGHT_C910_PINCTRL_H__
- #define BOOT_SEL0 0
- #define BOOT_SEL1 1
- #define BOOT_SEL2 2
- #define OSC_BOOT 3
- #define QSPI0_SCK 4
- #define QSPI0_SSN0 5
- #define QSPI0_M0_MOSI 6
- #define QSPI0_M1_MISO 7
- #define QSPI0_M2_WP 8
- #define QSPI0_M3_HOLD 9
- #define QSPI1_SCK 10
- #define QSPI1_SSN0 11
- #define QSPI1_M0_MOSI 12
- #define QSPI1_M1_MISO 13
- #define QSPI1_M2_WP 14
- #define QSPI1_M3_HOLD 15
- #define SPI_SCK 16
- #define SPI_SSN0 17
- #define SPI_SSN1 18
- #define SPI_MOSI 19
- #define SPI_MISO 20
- #define I2C0_SCL 21
- #define I2C0_SDA 22
- #define I2C1_SCL 23
- #define I2C1_SDA 24
- #define I2C2_SCL 25
- #define I2C2_SDA 26
- #define I2C3_SCL 27
- #define I2C3_SDA 28
- #define UART0_RXD 29
- #define UART0_TXD 30
- #define UART1_RXD 31
- #define UART1_TXD 32
- #define UART3_RXD 33
- #define UART3_TXD 34
- #define UART4_RXD 35
- #define UART4_TXD 36
- #define UART4_CTSN 37
- #define UART4_RTSN 38
- #define GPIO1_DATA7 39
- #define GPIO1_DATA8 40
- #define GPIO1_DATA9 41
- #define GPIO1_DATA10 42
- #define GPIO1_DATA11 43
- #define GPIO1_DATA12 44
- #define GPIO1_DATA13 45
- #define GPIO1_DATA14 46
- #define GPIO1_DATA15 47
- #define GPIO1_DATA16 48
- #define GPIO1_DATA17 49
- #define GPIO1_DATA18 50
- #define GPIO1_DATA19 51
- #define GPIO1_DATA20 52
- #define GPIO1_DATA21 53
- #define GPIO1_DATA22 54
- #define GPIO1_DATA23 55
- #define GPIO1_DATA24 56
- #define GPIO1_DATA25 57
- #define GPIO1_DATA26 58
- #define EMMC0_DETN 59
- #define EMMC0_PWRON 60
- #define EMMC0_WPRTN 61
- #define EMMC0_VOL_STB 62
- #define EMMC1_DETN 63
- #define EMMC1_PWRON 64
- #define EMMC1_WPRTN 65
- #define EMMC1_VOL_STB 66
- #define C910_JTG_TCLK 67
- #define C910_JTG_TRST 68
- #define C910_JTG_TDI 69
- #define C910_JTG_TMS 70
- #define C910_JTG_TDO 71
- #define GPIO2_DATA8 72
- #define GPIO2_DATA9 73
- #define GPIO2_DATA10 74
- #define GPIO2_DATA11 75
- #define GPIO2_DATA12 76
- #define GPIO2_DATA13 77
- #define GPIO2_DATA14 78
- #define RGM_PAD_MS_RTE 120
- #define GMAC_EPHY_CLK 121
- #define GMAC_TX_CLK 122
- #define GMAC_RX_CLK 123
- #define GMAC_TXEN 124
- #define GMAC_TXD0 125
- #define GMAC_TXD1 126
- #define GMAC_TXD2 127
- #define GMAC_TXD3 128
- #define GMAC_RXDV 129
- #define GMAC_RXD0 130
- #define GMAC_RXD1 131
- #define GMAC_RXD2 132
- #define GMAC_RXD3 133
- #define GMAC_MDC 134
- #define GMAC_MDIO 135
- #define GMAC_COL 136
- #define GMAC_CRS 137
- #endif /* __DT_BINDINGS_LIGHT_C910_PINCTRL_H__ */
|