stih407-clks.h 2.0 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * This header provides constants clk index STMicroelectronics
  4. * STiH407 SoC.
  5. */
  6. #ifndef _DT_BINDINGS_CLK_STIH407
  7. #define _DT_BINDINGS_CLK_STIH407
  8. /* CLOCKGEN A0 */
  9. #define CLK_IC_LMI0 0
  10. #define CLK_IC_LMI1 1
  11. /* CLOCKGEN C0 */
  12. #define CLK_ICN_GPU 0
  13. #define CLK_FDMA 1
  14. #define CLK_NAND 2
  15. #define CLK_HVA 3
  16. #define CLK_PROC_STFE 4
  17. #define CLK_PROC_TP 5
  18. #define CLK_RX_ICN_DMU 6
  19. #define CLK_RX_ICN_DISP_0 6
  20. #define CLK_RX_ICN_DISP_1 6
  21. #define CLK_RX_ICN_HVA 7
  22. #define CLK_RX_ICN_TS 7
  23. #define CLK_ICN_CPU 8
  24. #define CLK_TX_ICN_DMU 9
  25. #define CLK_TX_ICN_HVA 9
  26. #define CLK_TX_ICN_TS 9
  27. #define CLK_ICN_COMPO 9
  28. #define CLK_MMC_0 10
  29. #define CLK_MMC_1 11
  30. #define CLK_JPEGDEC 12
  31. #define CLK_ICN_REG 13
  32. #define CLK_TRACE_A9 13
  33. #define CLK_PTI_STM 13
  34. #define CLK_EXT2F_A9 13
  35. #define CLK_IC_BDISP_0 14
  36. #define CLK_IC_BDISP_1 15
  37. #define CLK_PP_DMU 16
  38. #define CLK_VID_DMU 17
  39. #define CLK_DSS_LPC 18
  40. #define CLK_ST231_AUD_0 19
  41. #define CLK_ST231_GP_0 19
  42. #define CLK_ST231_GP_1 20
  43. #define CLK_ST231_DMU 21
  44. #define CLK_ICN_LMI 22
  45. #define CLK_TX_ICN_DISP_0 23
  46. #define CLK_TX_ICN_DISP_1 23
  47. #define CLK_ICN_SBC 24
  48. #define CLK_STFE_FRC2 25
  49. #define CLK_ETH_PHY 26
  50. #define CLK_ETH_REF_PHYCLK 27
  51. #define CLK_FLASH_PROMIP 28
  52. #define CLK_MAIN_DISP 29
  53. #define CLK_AUX_DISP 30
  54. #define CLK_COMPO_DVP 31
  55. /* CLOCKGEN D0 */
  56. #define CLK_PCM_0 0
  57. #define CLK_PCM_1 1
  58. #define CLK_PCM_2 2
  59. #define CLK_SPDIFF 3
  60. /* CLOCKGEN D2 */
  61. #define CLK_PIX_MAIN_DISP 0
  62. #define CLK_PIX_PIP 1
  63. #define CLK_PIX_GDP1 2
  64. #define CLK_PIX_GDP2 3
  65. #define CLK_PIX_GDP3 4
  66. #define CLK_PIX_GDP4 5
  67. #define CLK_PIX_AUX_DISP 6
  68. #define CLK_DENC 7
  69. #define CLK_PIX_HDDAC 8
  70. #define CLK_HDDAC 9
  71. #define CLK_SDDAC 10
  72. #define CLK_PIX_DVO 11
  73. #define CLK_DVO 12
  74. #define CLK_PIX_HDMI 13
  75. #define CLK_TMDS_HDMI 14
  76. #define CLK_REF_HDMIPHY 15
  77. /* CLOCKGEN D3 */
  78. #define CLK_STFE_FRC1 0
  79. #define CLK_TSOUT_0 1
  80. #define CLK_TSOUT_1 2
  81. #define CLK_MCHI 3
  82. #define CLK_VSENS_COMPO 4
  83. #define CLK_FRC1_REMOTE 5
  84. #define CLK_LPC_0 6
  85. #define CLK_LPC_1 7
  86. #endif