r8a7794-clock.h 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137
  1. /* SPDX-License-Identifier: GPL-2.0+
  2. *
  3. * Copyright (C) 2014 Renesas Electronics Corporation
  4. * Copyright 2013 Ideas On Board SPRL
  5. */
  6. #ifndef __DT_BINDINGS_CLOCK_R8A7794_H__
  7. #define __DT_BINDINGS_CLOCK_R8A7794_H__
  8. /* CPG */
  9. #define R8A7794_CLK_MAIN 0
  10. #define R8A7794_CLK_PLL0 1
  11. #define R8A7794_CLK_PLL1 2
  12. #define R8A7794_CLK_PLL3 3
  13. #define R8A7794_CLK_LB 4
  14. #define R8A7794_CLK_QSPI 5
  15. #define R8A7794_CLK_SDH 6
  16. #define R8A7794_CLK_SD0 7
  17. #define R8A7794_CLK_RCAN 8
  18. /* MSTP0 */
  19. #define R8A7794_CLK_MSIOF0 0
  20. /* MSTP1 */
  21. #define R8A7794_CLK_VCP0 1
  22. #define R8A7794_CLK_VPC0 3
  23. #define R8A7794_CLK_TMU1 11
  24. #define R8A7794_CLK_3DG 12
  25. #define R8A7794_CLK_2DDMAC 15
  26. #define R8A7794_CLK_FDP1_0 19
  27. #define R8A7794_CLK_TMU3 21
  28. #define R8A7794_CLK_TMU2 22
  29. #define R8A7794_CLK_CMT0 24
  30. #define R8A7794_CLK_TMU0 25
  31. #define R8A7794_CLK_VSP1_DU0 28
  32. #define R8A7794_CLK_VSP1_S 31
  33. /* MSTP2 */
  34. #define R8A7794_CLK_SCIFA2 2
  35. #define R8A7794_CLK_SCIFA1 3
  36. #define R8A7794_CLK_SCIFA0 4
  37. #define R8A7794_CLK_MSIOF2 5
  38. #define R8A7794_CLK_SCIFB0 6
  39. #define R8A7794_CLK_SCIFB1 7
  40. #define R8A7794_CLK_MSIOF1 8
  41. #define R8A7794_CLK_SCIFB2 16
  42. #define R8A7794_CLK_SYS_DMAC1 18
  43. #define R8A7794_CLK_SYS_DMAC0 19
  44. /* MSTP3 */
  45. #define R8A7794_CLK_SDHI2 11
  46. #define R8A7794_CLK_SDHI1 12
  47. #define R8A7794_CLK_SDHI0 14
  48. #define R8A7794_CLK_MMCIF0 15
  49. #define R8A7794_CLK_IIC0 18
  50. #define R8A7794_CLK_IIC1 23
  51. #define R8A7794_CLK_CMT1 29
  52. #define R8A7794_CLK_USBDMAC0 30
  53. #define R8A7794_CLK_USBDMAC1 31
  54. /* MSTP4 */
  55. #define R8A7794_CLK_IRQC 7
  56. #define R8A7794_CLK_INTC_SYS 8
  57. /* MSTP5 */
  58. #define R8A7794_CLK_AUDIO_DMAC0 2
  59. #define R8A7794_CLK_PWM 23
  60. /* MSTP7 */
  61. #define R8A7794_CLK_EHCI 3
  62. #define R8A7794_CLK_HSUSB 4
  63. #define R8A7794_CLK_HSCIF2 13
  64. #define R8A7794_CLK_SCIF5 14
  65. #define R8A7794_CLK_SCIF4 15
  66. #define R8A7794_CLK_HSCIF1 16
  67. #define R8A7794_CLK_HSCIF0 17
  68. #define R8A7794_CLK_SCIF3 18
  69. #define R8A7794_CLK_SCIF2 19
  70. #define R8A7794_CLK_SCIF1 20
  71. #define R8A7794_CLK_SCIF0 21
  72. #define R8A7794_CLK_DU1 23
  73. #define R8A7794_CLK_DU0 24
  74. /* MSTP8 */
  75. #define R8A7794_CLK_VIN1 10
  76. #define R8A7794_CLK_VIN0 11
  77. #define R8A7794_CLK_ETHERAVB 12
  78. #define R8A7794_CLK_ETHER 13
  79. /* MSTP9 */
  80. #define R8A7794_CLK_GPIO6 5
  81. #define R8A7794_CLK_GPIO5 7
  82. #define R8A7794_CLK_GPIO4 8
  83. #define R8A7794_CLK_GPIO3 9
  84. #define R8A7794_CLK_GPIO2 10
  85. #define R8A7794_CLK_GPIO1 11
  86. #define R8A7794_CLK_GPIO0 12
  87. #define R8A7794_CLK_RCAN1 15
  88. #define R8A7794_CLK_RCAN0 16
  89. #define R8A7794_CLK_QSPI_MOD 17
  90. #define R8A7794_CLK_I2C5 25
  91. #define R8A7794_CLK_I2C4 27
  92. #define R8A7794_CLK_I2C3 28
  93. #define R8A7794_CLK_I2C2 29
  94. #define R8A7794_CLK_I2C1 30
  95. #define R8A7794_CLK_I2C0 31
  96. /* MSTP10 */
  97. #define R8A7794_CLK_SSI_ALL 5
  98. #define R8A7794_CLK_SSI9 6
  99. #define R8A7794_CLK_SSI8 7
  100. #define R8A7794_CLK_SSI7 8
  101. #define R8A7794_CLK_SSI6 9
  102. #define R8A7794_CLK_SSI5 10
  103. #define R8A7794_CLK_SSI4 11
  104. #define R8A7794_CLK_SSI3 12
  105. #define R8A7794_CLK_SSI2 13
  106. #define R8A7794_CLK_SSI1 14
  107. #define R8A7794_CLK_SSI0 15
  108. #define R8A7794_CLK_SCU_ALL 17
  109. #define R8A7794_CLK_SCU_DVC1 18
  110. #define R8A7794_CLK_SCU_DVC0 19
  111. #define R8A7794_CLK_SCU_CTU1_MIX1 20
  112. #define R8A7794_CLK_SCU_CTU0_MIX0 21
  113. #define R8A7794_CLK_SCU_SRC6 25
  114. #define R8A7794_CLK_SCU_SRC5 26
  115. #define R8A7794_CLK_SCU_SRC4 27
  116. #define R8A7794_CLK_SCU_SRC3 28
  117. #define R8A7794_CLK_SCU_SRC2 29
  118. #define R8A7794_CLK_SCU_SRC1 30
  119. /* MSTP11 */
  120. #define R8A7794_CLK_SCIFA3 6
  121. #define R8A7794_CLK_SCIFA4 7
  122. #define R8A7794_CLK_SCIFA5 8
  123. #endif /* __DT_BINDINGS_CLOCK_R8A7794_H__ */