r8a7744-cpg-mssr.h 1.0 KB

123456789101112131415161718192021222324252627282930313233343536373839
  1. /* SPDX-License-Identifier: GPL-2.0
  2. *
  3. * Copyright (C) 2018 Renesas Electronics Corp.
  4. */
  5. #ifndef __DT_BINDINGS_CLOCK_R8A7744_CPG_MSSR_H__
  6. #define __DT_BINDINGS_CLOCK_R8A7744_CPG_MSSR_H__
  7. #include <dt-bindings/clock/renesas-cpg-mssr.h>
  8. /* r8a7744 CPG Core Clocks */
  9. #define R8A7744_CLK_Z 0
  10. #define R8A7744_CLK_ZG 1
  11. #define R8A7744_CLK_ZTR 2
  12. #define R8A7744_CLK_ZTRD2 3
  13. #define R8A7744_CLK_ZT 4
  14. #define R8A7744_CLK_ZX 5
  15. #define R8A7744_CLK_ZS 6
  16. #define R8A7744_CLK_HP 7
  17. #define R8A7744_CLK_B 9
  18. #define R8A7744_CLK_LB 10
  19. #define R8A7744_CLK_P 11
  20. #define R8A7744_CLK_CL 12
  21. #define R8A7744_CLK_M2 13
  22. #define R8A7744_CLK_ZB3 15
  23. #define R8A7744_CLK_ZB3D2 16
  24. #define R8A7744_CLK_DDR 17
  25. #define R8A7744_CLK_SDH 18
  26. #define R8A7744_CLK_SD0 19
  27. #define R8A7744_CLK_SD2 20
  28. #define R8A7744_CLK_SD3 21
  29. #define R8A7744_CLK_MMC0 22
  30. #define R8A7744_CLK_MP 23
  31. #define R8A7744_CLK_QSPI 26
  32. #define R8A7744_CLK_CP 27
  33. #define R8A7744_CLK_RCAN 28
  34. #define R8A7744_CLK_R 29
  35. #define R8A7744_CLK_OSC 30
  36. #endif /* __DT_BINDINGS_CLOCK_R8A7744_CPG_MSSR_H__ */