r7s9210-cpg-mssr.h 488 B

1234567891011121314151617181920
  1. /* SPDX-License-Identifier: GPL-2.0
  2. *
  3. * Copyright (C) 2018 Renesas Electronics Corp.
  4. *
  5. */
  6. #ifndef __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__
  7. #define __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__
  8. #include <dt-bindings/clock/renesas-cpg-mssr.h>
  9. /* R7S9210 CPG Core Clocks */
  10. #define R7S9210_CLK_I 0
  11. #define R7S9210_CLK_G 1
  12. #define R7S9210_CLK_B 2
  13. #define R7S9210_CLK_P1 3
  14. #define R7S9210_CLK_P1C 4
  15. #define R7S9210_CLK_P0 5
  16. #endif /* __DT_BINDINGS_CLOCK_R7S9210_CPG_MSSR_H__ */