qcom,gcc-sm8250.h 9.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2020, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM8250_H
  6. #define _DT_BINDINGS_CLK_QCOM_GCC_SM8250_H
  7. /* GCC clocks */
  8. #define GPLL0 0
  9. #define GPLL0_OUT_EVEN 1
  10. #define GPLL4 2
  11. #define GPLL9 3
  12. #define GCC_AGGRE_NOC_PCIE_TBU_CLK 4
  13. #define GCC_AGGRE_UFS_CARD_AXI_CLK 5
  14. #define GCC_AGGRE_UFS_PHY_AXI_CLK 6
  15. #define GCC_AGGRE_USB3_PRIM_AXI_CLK 7
  16. #define GCC_AGGRE_USB3_SEC_AXI_CLK 8
  17. #define GCC_BOOT_ROM_AHB_CLK 9
  18. #define GCC_CAMERA_AHB_CLK 10
  19. #define GCC_CAMERA_HF_AXI_CLK 11
  20. #define GCC_CAMERA_SF_AXI_CLK 12
  21. #define GCC_CAMERA_XO_CLK 13
  22. #define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 14
  23. #define GCC_CFG_NOC_USB3_SEC_AXI_CLK 15
  24. #define GCC_CPUSS_AHB_CLK 16
  25. #define GCC_CPUSS_AHB_CLK_SRC 17
  26. #define GCC_CPUSS_AHB_POSTDIV_CLK_SRC 18
  27. #define GCC_CPUSS_DVM_BUS_CLK 19
  28. #define GCC_CPUSS_RBCPR_CLK 20
  29. #define GCC_DDRSS_GPU_AXI_CLK 21
  30. #define GCC_DDRSS_PCIE_SF_TBU_CLK 22
  31. #define GCC_DISP_AHB_CLK 23
  32. #define GCC_DISP_HF_AXI_CLK 24
  33. #define GCC_DISP_SF_AXI_CLK 25
  34. #define GCC_DISP_XO_CLK 26
  35. #define GCC_GP1_CLK 27
  36. #define GCC_GP1_CLK_SRC 28
  37. #define GCC_GP2_CLK 29
  38. #define GCC_GP2_CLK_SRC 30
  39. #define GCC_GP3_CLK 31
  40. #define GCC_GP3_CLK_SRC 32
  41. #define GCC_GPU_CFG_AHB_CLK 33
  42. #define GCC_GPU_GPLL0_CLK_SRC 34
  43. #define GCC_GPU_GPLL0_DIV_CLK_SRC 35
  44. #define GCC_GPU_IREF_EN 36
  45. #define GCC_GPU_MEMNOC_GFX_CLK 37
  46. #define GCC_GPU_SNOC_DVM_GFX_CLK 38
  47. #define GCC_NPU_AXI_CLK 39
  48. #define GCC_NPU_BWMON_AXI_CLK 40
  49. #define GCC_NPU_BWMON_CFG_AHB_CLK 41
  50. #define GCC_NPU_CFG_AHB_CLK 42
  51. #define GCC_NPU_DMA_CLK 43
  52. #define GCC_NPU_GPLL0_CLK_SRC 44
  53. #define GCC_NPU_GPLL0_DIV_CLK_SRC 45
  54. #define GCC_PCIE0_PHY_REFGEN_CLK 46
  55. #define GCC_PCIE1_PHY_REFGEN_CLK 47
  56. #define GCC_PCIE2_PHY_REFGEN_CLK 48
  57. #define GCC_PCIE_0_AUX_CLK 49
  58. #define GCC_PCIE_0_AUX_CLK_SRC 50
  59. #define GCC_PCIE_0_CFG_AHB_CLK 51
  60. #define GCC_PCIE_0_MSTR_AXI_CLK 52
  61. #define GCC_PCIE_0_PIPE_CLK 53
  62. #define GCC_PCIE_0_SLV_AXI_CLK 54
  63. #define GCC_PCIE_0_SLV_Q2A_AXI_CLK 55
  64. #define GCC_PCIE_1_AUX_CLK 56
  65. #define GCC_PCIE_1_AUX_CLK_SRC 57
  66. #define GCC_PCIE_1_CFG_AHB_CLK 58
  67. #define GCC_PCIE_1_MSTR_AXI_CLK 59
  68. #define GCC_PCIE_1_PIPE_CLK 60
  69. #define GCC_PCIE_1_SLV_AXI_CLK 61
  70. #define GCC_PCIE_1_SLV_Q2A_AXI_CLK 62
  71. #define GCC_PCIE_2_AUX_CLK 63
  72. #define GCC_PCIE_2_AUX_CLK_SRC 64
  73. #define GCC_PCIE_2_CFG_AHB_CLK 65
  74. #define GCC_PCIE_2_MSTR_AXI_CLK 66
  75. #define GCC_PCIE_2_PIPE_CLK 67
  76. #define GCC_PCIE_2_SLV_AXI_CLK 68
  77. #define GCC_PCIE_2_SLV_Q2A_AXI_CLK 69
  78. #define GCC_PCIE_MDM_CLKREF_EN 70
  79. #define GCC_PCIE_PHY_AUX_CLK 71
  80. #define GCC_PCIE_PHY_REFGEN_CLK_SRC 72
  81. #define GCC_PCIE_WIFI_CLKREF_EN 73
  82. #define GCC_PCIE_WIGIG_CLKREF_EN 74
  83. #define GCC_PDM2_CLK 75
  84. #define GCC_PDM2_CLK_SRC 76
  85. #define GCC_PDM_AHB_CLK 77
  86. #define GCC_PDM_XO4_CLK 78
  87. #define GCC_PRNG_AHB_CLK 79
  88. #define GCC_QMIP_CAMERA_NRT_AHB_CLK 80
  89. #define GCC_QMIP_CAMERA_RT_AHB_CLK 81
  90. #define GCC_QMIP_DISP_AHB_CLK 82
  91. #define GCC_QMIP_VIDEO_CVP_AHB_CLK 83
  92. #define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 84
  93. #define GCC_QUPV3_WRAP0_CORE_2X_CLK 85
  94. #define GCC_QUPV3_WRAP0_CORE_CLK 86
  95. #define GCC_QUPV3_WRAP0_S0_CLK 87
  96. #define GCC_QUPV3_WRAP0_S0_CLK_SRC 88
  97. #define GCC_QUPV3_WRAP0_S1_CLK 89
  98. #define GCC_QUPV3_WRAP0_S1_CLK_SRC 90
  99. #define GCC_QUPV3_WRAP0_S2_CLK 91
  100. #define GCC_QUPV3_WRAP0_S2_CLK_SRC 92
  101. #define GCC_QUPV3_WRAP0_S3_CLK 93
  102. #define GCC_QUPV3_WRAP0_S3_CLK_SRC 94
  103. #define GCC_QUPV3_WRAP0_S4_CLK 95
  104. #define GCC_QUPV3_WRAP0_S4_CLK_SRC 96
  105. #define GCC_QUPV3_WRAP0_S5_CLK 97
  106. #define GCC_QUPV3_WRAP0_S5_CLK_SRC 98
  107. #define GCC_QUPV3_WRAP0_S6_CLK 99
  108. #define GCC_QUPV3_WRAP0_S6_CLK_SRC 100
  109. #define GCC_QUPV3_WRAP0_S7_CLK 101
  110. #define GCC_QUPV3_WRAP0_S7_CLK_SRC 102
  111. #define GCC_QUPV3_WRAP1_CORE_2X_CLK 103
  112. #define GCC_QUPV3_WRAP1_CORE_CLK 104
  113. #define GCC_QUPV3_WRAP1_S0_CLK 105
  114. #define GCC_QUPV3_WRAP1_S0_CLK_SRC 106
  115. #define GCC_QUPV3_WRAP1_S1_CLK 107
  116. #define GCC_QUPV3_WRAP1_S1_CLK_SRC 108
  117. #define GCC_QUPV3_WRAP1_S2_CLK 109
  118. #define GCC_QUPV3_WRAP1_S2_CLK_SRC 110
  119. #define GCC_QUPV3_WRAP1_S3_CLK 111
  120. #define GCC_QUPV3_WRAP1_S3_CLK_SRC 112
  121. #define GCC_QUPV3_WRAP1_S4_CLK 113
  122. #define GCC_QUPV3_WRAP1_S4_CLK_SRC 114
  123. #define GCC_QUPV3_WRAP1_S5_CLK 115
  124. #define GCC_QUPV3_WRAP1_S5_CLK_SRC 116
  125. #define GCC_QUPV3_WRAP2_CORE_2X_CLK 117
  126. #define GCC_QUPV3_WRAP2_CORE_CLK 118
  127. #define GCC_QUPV3_WRAP2_S0_CLK 119
  128. #define GCC_QUPV3_WRAP2_S0_CLK_SRC 120
  129. #define GCC_QUPV3_WRAP2_S1_CLK 121
  130. #define GCC_QUPV3_WRAP2_S1_CLK_SRC 122
  131. #define GCC_QUPV3_WRAP2_S2_CLK 123
  132. #define GCC_QUPV3_WRAP2_S2_CLK_SRC 124
  133. #define GCC_QUPV3_WRAP2_S3_CLK 125
  134. #define GCC_QUPV3_WRAP2_S3_CLK_SRC 126
  135. #define GCC_QUPV3_WRAP2_S4_CLK 127
  136. #define GCC_QUPV3_WRAP2_S4_CLK_SRC 128
  137. #define GCC_QUPV3_WRAP2_S5_CLK 129
  138. #define GCC_QUPV3_WRAP2_S5_CLK_SRC 130
  139. #define GCC_QUPV3_WRAP_0_M_AHB_CLK 131
  140. #define GCC_QUPV3_WRAP_0_S_AHB_CLK 132
  141. #define GCC_QUPV3_WRAP_1_M_AHB_CLK 133
  142. #define GCC_QUPV3_WRAP_1_S_AHB_CLK 134
  143. #define GCC_QUPV3_WRAP_2_M_AHB_CLK 135
  144. #define GCC_QUPV3_WRAP_2_S_AHB_CLK 136
  145. #define GCC_SDCC2_AHB_CLK 137
  146. #define GCC_SDCC2_APPS_CLK 138
  147. #define GCC_SDCC2_APPS_CLK_SRC 139
  148. #define GCC_SDCC4_AHB_CLK 140
  149. #define GCC_SDCC4_APPS_CLK 141
  150. #define GCC_SDCC4_APPS_CLK_SRC 142
  151. #define GCC_SYS_NOC_CPUSS_AHB_CLK 143
  152. #define GCC_TSIF_AHB_CLK 144
  153. #define GCC_TSIF_INACTIVITY_TIMERS_CLK 145
  154. #define GCC_TSIF_REF_CLK 146
  155. #define GCC_TSIF_REF_CLK_SRC 147
  156. #define GCC_UFS_1X_CLKREF_EN 148
  157. #define GCC_UFS_CARD_AHB_CLK 149
  158. #define GCC_UFS_CARD_AXI_CLK 150
  159. #define GCC_UFS_CARD_AXI_CLK_SRC 151
  160. #define GCC_UFS_CARD_ICE_CORE_CLK 152
  161. #define GCC_UFS_CARD_ICE_CORE_CLK_SRC 153
  162. #define GCC_UFS_CARD_PHY_AUX_CLK 154
  163. #define GCC_UFS_CARD_PHY_AUX_CLK_SRC 155
  164. #define GCC_UFS_CARD_RX_SYMBOL_0_CLK 156
  165. #define GCC_UFS_CARD_RX_SYMBOL_1_CLK 157
  166. #define GCC_UFS_CARD_TX_SYMBOL_0_CLK 158
  167. #define GCC_UFS_CARD_UNIPRO_CORE_CLK 159
  168. #define GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC 160
  169. #define GCC_UFS_PHY_AHB_CLK 161
  170. #define GCC_UFS_PHY_AXI_CLK 162
  171. #define GCC_UFS_PHY_AXI_CLK_SRC 163
  172. #define GCC_UFS_PHY_ICE_CORE_CLK 164
  173. #define GCC_UFS_PHY_ICE_CORE_CLK_SRC 165
  174. #define GCC_UFS_PHY_PHY_AUX_CLK 166
  175. #define GCC_UFS_PHY_PHY_AUX_CLK_SRC 167
  176. #define GCC_UFS_PHY_RX_SYMBOL_0_CLK 168
  177. #define GCC_UFS_PHY_RX_SYMBOL_1_CLK 169
  178. #define GCC_UFS_PHY_TX_SYMBOL_0_CLK 170
  179. #define GCC_UFS_PHY_UNIPRO_CORE_CLK 171
  180. #define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 172
  181. #define GCC_USB30_PRIM_MASTER_CLK 173
  182. #define GCC_USB30_PRIM_MASTER_CLK_SRC 174
  183. #define GCC_USB30_PRIM_MOCK_UTMI_CLK 175
  184. #define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 176
  185. #define GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC 177
  186. #define GCC_USB30_PRIM_SLEEP_CLK 178
  187. #define GCC_USB30_SEC_MASTER_CLK 179
  188. #define GCC_USB30_SEC_MASTER_CLK_SRC 180
  189. #define GCC_USB30_SEC_MOCK_UTMI_CLK 181
  190. #define GCC_USB30_SEC_MOCK_UTMI_CLK_SRC 182
  191. #define GCC_USB30_SEC_MOCK_UTMI_POSTDIV_CLK_SRC 183
  192. #define GCC_USB30_SEC_SLEEP_CLK 184
  193. #define GCC_USB3_PRIM_PHY_AUX_CLK 185
  194. #define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 186
  195. #define GCC_USB3_PRIM_PHY_COM_AUX_CLK 187
  196. #define GCC_USB3_PRIM_PHY_PIPE_CLK 188
  197. #define GCC_USB3_PRIM_PHY_PIPE_CLK_SRC 189
  198. #define GCC_USB3_SEC_CLKREF_EN 190
  199. #define GCC_USB3_SEC_PHY_AUX_CLK 191
  200. #define GCC_USB3_SEC_PHY_AUX_CLK_SRC 192
  201. #define GCC_USB3_SEC_PHY_COM_AUX_CLK 193
  202. #define GCC_USB3_SEC_PHY_PIPE_CLK 194
  203. #define GCC_USB3_SEC_PHY_PIPE_CLK_SRC 195
  204. #define GCC_VIDEO_AHB_CLK 196
  205. #define GCC_VIDEO_AXI0_CLK 197
  206. #define GCC_VIDEO_AXI1_CLK 198
  207. #define GCC_VIDEO_XO_CLK 199
  208. /* GCC resets */
  209. #define GCC_GPU_BCR 0
  210. #define GCC_MMSS_BCR 1
  211. #define GCC_NPU_BWMON_BCR 2
  212. #define GCC_NPU_BCR 3
  213. #define GCC_PCIE_0_BCR 4
  214. #define GCC_PCIE_0_LINK_DOWN_BCR 5
  215. #define GCC_PCIE_0_NOCSR_COM_PHY_BCR 6
  216. #define GCC_PCIE_0_PHY_BCR 7
  217. #define GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR 8
  218. #define GCC_PCIE_1_BCR 9
  219. #define GCC_PCIE_1_LINK_DOWN_BCR 10
  220. #define GCC_PCIE_1_NOCSR_COM_PHY_BCR 11
  221. #define GCC_PCIE_1_PHY_BCR 12
  222. #define GCC_PCIE_1_PHY_NOCSR_COM_PHY_BCR 13
  223. #define GCC_PCIE_2_BCR 14
  224. #define GCC_PCIE_2_LINK_DOWN_BCR 15
  225. #define GCC_PCIE_2_NOCSR_COM_PHY_BCR 16
  226. #define GCC_PCIE_2_PHY_BCR 17
  227. #define GCC_PCIE_2_PHY_NOCSR_COM_PHY_BCR 18
  228. #define GCC_PCIE_PHY_BCR 19
  229. #define GCC_PCIE_PHY_CFG_AHB_BCR 20
  230. #define GCC_PCIE_PHY_COM_BCR 21
  231. #define GCC_PDM_BCR 22
  232. #define GCC_PRNG_BCR 23
  233. #define GCC_QUPV3_WRAPPER_0_BCR 24
  234. #define GCC_QUPV3_WRAPPER_1_BCR 25
  235. #define GCC_QUPV3_WRAPPER_2_BCR 26
  236. #define GCC_QUSB2PHY_PRIM_BCR 27
  237. #define GCC_QUSB2PHY_SEC_BCR 28
  238. #define GCC_SDCC2_BCR 29
  239. #define GCC_SDCC4_BCR 30
  240. #define GCC_TSIF_BCR 31
  241. #define GCC_UFS_CARD_BCR 32
  242. #define GCC_UFS_PHY_BCR 33
  243. #define GCC_USB30_PRIM_BCR 34
  244. #define GCC_USB30_SEC_BCR 35
  245. #define GCC_USB3_DP_PHY_PRIM_BCR 36
  246. #define GCC_USB3_DP_PHY_SEC_BCR 37
  247. #define GCC_USB3_PHY_PRIM_BCR 38
  248. #define GCC_USB3_PHY_SEC_BCR 39
  249. #define GCC_USB3PHY_PHY_PRIM_BCR 40
  250. #define GCC_USB3PHY_PHY_SEC_BCR 41
  251. #define GCC_USB_PHY_CFG_AHB2PHY_BCR 42
  252. #define GCC_VIDEO_AXI0_CLK_ARES 43
  253. #define GCC_VIDEO_AXI1_CLK_ARES 44
  254. /* GCC power domains */
  255. #define PCIE_0_GDSC 0
  256. #define PCIE_1_GDSC 1
  257. #define PCIE_2_GDSC 2
  258. #define UFS_CARD_GDSC 3
  259. #define UFS_PHY_GDSC 4
  260. #define USB30_PRIM_GDSC 5
  261. #define USB30_SEC_GDSC 6
  262. #define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC 7
  263. #define HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC 8
  264. #define HLOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC 9
  265. #define HLOS1_VOTE_MMNOC_MMU_TBU_SF1_GDSC 10
  266. #endif