lpc18xx-cgu.h 1.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. /*
  2. * Copyright (c) 2015 Joachim Eastwood <manabian@gmail.com>
  3. *
  4. * This code is released using a dual license strategy: BSD/GPL
  5. * You can choose the licence that better fits your requirements.
  6. *
  7. * Released under the terms of 3-clause BSD License
  8. * Released under the terms of GNU General Public License Version 2.0
  9. *
  10. */
  11. /* LPC18xx/43xx base clock ids */
  12. #define BASE_SAFE_CLK 0
  13. #define BASE_USB0_CLK 1
  14. #define BASE_PERIPH_CLK 2
  15. #define BASE_USB1_CLK 3
  16. #define BASE_CPU_CLK 4
  17. #define BASE_SPIFI_CLK 5
  18. #define BASE_SPI_CLK 6
  19. #define BASE_PHY_RX_CLK 7
  20. #define BASE_PHY_TX_CLK 8
  21. #define BASE_APB1_CLK 9
  22. #define BASE_APB3_CLK 10
  23. #define BASE_LCD_CLK 11
  24. #define BASE_ADCHS_CLK 12
  25. #define BASE_SDIO_CLK 13
  26. #define BASE_SSP0_CLK 14
  27. #define BASE_SSP1_CLK 15
  28. #define BASE_UART0_CLK 16
  29. #define BASE_UART1_CLK 17
  30. #define BASE_UART2_CLK 18
  31. #define BASE_UART3_CLK 19
  32. #define BASE_OUT_CLK 20
  33. #define BASE_RES1_CLK 21
  34. #define BASE_RES2_CLK 22
  35. #define BASE_RES3_CLK 23
  36. #define BASE_RES4_CLK 24
  37. #define BASE_AUDIO_CLK 25
  38. #define BASE_CGU_OUT0_CLK 26
  39. #define BASE_CGU_OUT1_CLK 27
  40. #define BASE_CLK_MAX (BASE_CGU_OUT1_CLK + 1)