pfc-r8a77990.c 154 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * R8A77990 processor support - PFC hardware block.
  4. *
  5. * Copyright (C) 2018-2019 Renesas Electronics Corp.
  6. *
  7. * This file is based on the drivers/pinctrl/renesas/pfc-r8a7796.c
  8. *
  9. * R8A7796 processor support - PFC hardware block.
  10. *
  11. * Copyright (C) 2016-2017 Renesas Electronics Corp.
  12. */
  13. #include <linux/errno.h>
  14. #include <linux/kernel.h>
  15. #include "core.h"
  16. #include "sh_pfc.h"
  17. #define CFG_FLAGS (SH_PFC_PIN_CFG_PULL_UP_DOWN)
  18. #define CPU_ALL_GP(fn, sfx) \
  19. PORT_GP_CFG_18(0, fn, sfx, CFG_FLAGS), \
  20. PORT_GP_CFG_23(1, fn, sfx, CFG_FLAGS), \
  21. PORT_GP_CFG_26(2, fn, sfx, CFG_FLAGS), \
  22. PORT_GP_CFG_12(3, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE), \
  23. PORT_GP_CFG_1(3, 12, fn, sfx, CFG_FLAGS), \
  24. PORT_GP_CFG_1(3, 13, fn, sfx, CFG_FLAGS), \
  25. PORT_GP_CFG_1(3, 14, fn, sfx, CFG_FLAGS), \
  26. PORT_GP_CFG_1(3, 15, fn, sfx, CFG_FLAGS), \
  27. PORT_GP_CFG_11(4, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE), \
  28. PORT_GP_CFG_20(5, fn, sfx, CFG_FLAGS), \
  29. PORT_GP_CFG_9(6, fn, sfx, CFG_FLAGS), \
  30. PORT_GP_CFG_1(6, 9, fn, sfx, SH_PFC_PIN_CFG_PULL_UP), \
  31. PORT_GP_CFG_1(6, 10, fn, sfx, CFG_FLAGS), \
  32. PORT_GP_CFG_1(6, 11, fn, sfx, CFG_FLAGS), \
  33. PORT_GP_CFG_1(6, 12, fn, sfx, CFG_FLAGS), \
  34. PORT_GP_CFG_1(6, 13, fn, sfx, CFG_FLAGS), \
  35. PORT_GP_CFG_1(6, 14, fn, sfx, CFG_FLAGS), \
  36. PORT_GP_CFG_1(6, 15, fn, sfx, CFG_FLAGS), \
  37. PORT_GP_CFG_1(6, 16, fn, sfx, CFG_FLAGS), \
  38. PORT_GP_CFG_1(6, 17, fn, sfx, CFG_FLAGS)
  39. #define CPU_ALL_NOGP(fn) \
  40. PIN_NOGP_CFG(ASEBRK, "ASEBRK", fn, CFG_FLAGS), \
  41. PIN_NOGP_CFG(AVB_MDC, "AVB_MDC", fn, CFG_FLAGS), \
  42. PIN_NOGP_CFG(AVB_MDIO, "AVB_MDIO", fn, CFG_FLAGS), \
  43. PIN_NOGP_CFG(AVB_TD0, "AVB_TD0", fn, CFG_FLAGS), \
  44. PIN_NOGP_CFG(AVB_TD1, "AVB_TD1", fn, CFG_FLAGS), \
  45. PIN_NOGP_CFG(AVB_TD2, "AVB_TD2", fn, CFG_FLAGS), \
  46. PIN_NOGP_CFG(AVB_TD3, "AVB_TD3", fn, CFG_FLAGS), \
  47. PIN_NOGP_CFG(AVB_TXC, "AVB_TXC", fn, CFG_FLAGS), \
  48. PIN_NOGP_CFG(AVB_TX_CTL, "AVB_TX_CTL", fn, CFG_FLAGS), \
  49. PIN_NOGP_CFG(FSCLKST_N, "FSCLKST_N", fn, CFG_FLAGS), \
  50. PIN_NOGP_CFG(MLB_REF, "MLB_REF", fn, CFG_FLAGS), \
  51. PIN_NOGP_CFG(PRESETOUT_N, "PRESETOUT_N", fn, CFG_FLAGS), \
  52. PIN_NOGP_CFG(TCK, "TCK", fn, SH_PFC_PIN_CFG_PULL_UP), \
  53. PIN_NOGP_CFG(TDI, "TDI", fn, SH_PFC_PIN_CFG_PULL_UP), \
  54. PIN_NOGP_CFG(TMS, "TMS", fn, SH_PFC_PIN_CFG_PULL_UP), \
  55. PIN_NOGP_CFG(TRST_N, "TRST_N", fn, SH_PFC_PIN_CFG_PULL_UP)
  56. /*
  57. * F_() : just information
  58. * FM() : macro for FN_xxx / xxx_MARK
  59. */
  60. /* GPSR0 */
  61. #define GPSR0_17 F_(SDA4, IP7_27_24)
  62. #define GPSR0_16 F_(SCL4, IP7_23_20)
  63. #define GPSR0_15 F_(D15, IP7_19_16)
  64. #define GPSR0_14 F_(D14, IP7_15_12)
  65. #define GPSR0_13 F_(D13, IP7_11_8)
  66. #define GPSR0_12 F_(D12, IP7_7_4)
  67. #define GPSR0_11 F_(D11, IP7_3_0)
  68. #define GPSR0_10 F_(D10, IP6_31_28)
  69. #define GPSR0_9 F_(D9, IP6_27_24)
  70. #define GPSR0_8 F_(D8, IP6_23_20)
  71. #define GPSR0_7 F_(D7, IP6_19_16)
  72. #define GPSR0_6 F_(D6, IP6_15_12)
  73. #define GPSR0_5 F_(D5, IP6_11_8)
  74. #define GPSR0_4 F_(D4, IP6_7_4)
  75. #define GPSR0_3 F_(D3, IP6_3_0)
  76. #define GPSR0_2 F_(D2, IP5_31_28)
  77. #define GPSR0_1 F_(D1, IP5_27_24)
  78. #define GPSR0_0 F_(D0, IP5_23_20)
  79. /* GPSR1 */
  80. #define GPSR1_22 F_(WE0_N, IP5_19_16)
  81. #define GPSR1_21 F_(CS0_N, IP5_15_12)
  82. #define GPSR1_20 FM(CLKOUT)
  83. #define GPSR1_19 F_(A19, IP5_11_8)
  84. #define GPSR1_18 F_(A18, IP5_7_4)
  85. #define GPSR1_17 F_(A17, IP5_3_0)
  86. #define GPSR1_16 F_(A16, IP4_31_28)
  87. #define GPSR1_15 F_(A15, IP4_27_24)
  88. #define GPSR1_14 F_(A14, IP4_23_20)
  89. #define GPSR1_13 F_(A13, IP4_19_16)
  90. #define GPSR1_12 F_(A12, IP4_15_12)
  91. #define GPSR1_11 F_(A11, IP4_11_8)
  92. #define GPSR1_10 F_(A10, IP4_7_4)
  93. #define GPSR1_9 F_(A9, IP4_3_0)
  94. #define GPSR1_8 F_(A8, IP3_31_28)
  95. #define GPSR1_7 F_(A7, IP3_27_24)
  96. #define GPSR1_6 F_(A6, IP3_23_20)
  97. #define GPSR1_5 F_(A5, IP3_19_16)
  98. #define GPSR1_4 F_(A4, IP3_15_12)
  99. #define GPSR1_3 F_(A3, IP3_11_8)
  100. #define GPSR1_2 F_(A2, IP3_7_4)
  101. #define GPSR1_1 F_(A1, IP3_3_0)
  102. #define GPSR1_0 F_(A0, IP2_31_28)
  103. /* GPSR2 */
  104. #define GPSR2_25 F_(EX_WAIT0, IP2_27_24)
  105. #define GPSR2_24 F_(RD_WR_N, IP2_23_20)
  106. #define GPSR2_23 F_(RD_N, IP2_19_16)
  107. #define GPSR2_22 F_(BS_N, IP2_15_12)
  108. #define GPSR2_21 FM(AVB_PHY_INT)
  109. #define GPSR2_20 F_(AVB_TXCREFCLK, IP2_3_0)
  110. #define GPSR2_19 FM(AVB_RD3)
  111. #define GPSR2_18 F_(AVB_RD2, IP1_31_28)
  112. #define GPSR2_17 F_(AVB_RD1, IP1_27_24)
  113. #define GPSR2_16 F_(AVB_RD0, IP1_23_20)
  114. #define GPSR2_15 FM(AVB_RXC)
  115. #define GPSR2_14 FM(AVB_RX_CTL)
  116. #define GPSR2_13 F_(RPC_RESET_N, IP1_19_16)
  117. #define GPSR2_12 F_(RPC_INT_N, IP1_15_12)
  118. #define GPSR2_11 F_(QSPI1_SSL, IP1_11_8)
  119. #define GPSR2_10 F_(QSPI1_IO3, IP1_7_4)
  120. #define GPSR2_9 F_(QSPI1_IO2, IP1_3_0)
  121. #define GPSR2_8 F_(QSPI1_MISO_IO1, IP0_31_28)
  122. #define GPSR2_7 F_(QSPI1_MOSI_IO0, IP0_27_24)
  123. #define GPSR2_6 F_(QSPI1_SPCLK, IP0_23_20)
  124. #define GPSR2_5 FM(QSPI0_SSL)
  125. #define GPSR2_4 F_(QSPI0_IO3, IP0_19_16)
  126. #define GPSR2_3 F_(QSPI0_IO2, IP0_15_12)
  127. #define GPSR2_2 F_(QSPI0_MISO_IO1, IP0_11_8)
  128. #define GPSR2_1 F_(QSPI0_MOSI_IO0, IP0_7_4)
  129. #define GPSR2_0 F_(QSPI0_SPCLK, IP0_3_0)
  130. /* GPSR3 */
  131. #define GPSR3_15 F_(SD1_WP, IP11_7_4)
  132. #define GPSR3_14 F_(SD1_CD, IP11_3_0)
  133. #define GPSR3_13 F_(SD0_WP, IP10_31_28)
  134. #define GPSR3_12 F_(SD0_CD, IP10_27_24)
  135. #define GPSR3_11 F_(SD1_DAT3, IP9_11_8)
  136. #define GPSR3_10 F_(SD1_DAT2, IP9_7_4)
  137. #define GPSR3_9 F_(SD1_DAT1, IP9_3_0)
  138. #define GPSR3_8 F_(SD1_DAT0, IP8_31_28)
  139. #define GPSR3_7 F_(SD1_CMD, IP8_27_24)
  140. #define GPSR3_6 F_(SD1_CLK, IP8_23_20)
  141. #define GPSR3_5 F_(SD0_DAT3, IP8_19_16)
  142. #define GPSR3_4 F_(SD0_DAT2, IP8_15_12)
  143. #define GPSR3_3 F_(SD0_DAT1, IP8_11_8)
  144. #define GPSR3_2 F_(SD0_DAT0, IP8_7_4)
  145. #define GPSR3_1 F_(SD0_CMD, IP8_3_0)
  146. #define GPSR3_0 F_(SD0_CLK, IP7_31_28)
  147. /* GPSR4 */
  148. #define GPSR4_10 F_(SD3_DS, IP10_23_20)
  149. #define GPSR4_9 F_(SD3_DAT7, IP10_19_16)
  150. #define GPSR4_8 F_(SD3_DAT6, IP10_15_12)
  151. #define GPSR4_7 F_(SD3_DAT5, IP10_11_8)
  152. #define GPSR4_6 F_(SD3_DAT4, IP10_7_4)
  153. #define GPSR4_5 F_(SD3_DAT3, IP10_3_0)
  154. #define GPSR4_4 F_(SD3_DAT2, IP9_31_28)
  155. #define GPSR4_3 F_(SD3_DAT1, IP9_27_24)
  156. #define GPSR4_2 F_(SD3_DAT0, IP9_23_20)
  157. #define GPSR4_1 F_(SD3_CMD, IP9_19_16)
  158. #define GPSR4_0 F_(SD3_CLK, IP9_15_12)
  159. /* GPSR5 */
  160. #define GPSR5_19 F_(MLB_DAT, IP13_23_20)
  161. #define GPSR5_18 F_(MLB_SIG, IP13_19_16)
  162. #define GPSR5_17 F_(MLB_CLK, IP13_15_12)
  163. #define GPSR5_16 F_(SSI_SDATA9, IP13_11_8)
  164. #define GPSR5_15 F_(MSIOF0_SS2, IP13_7_4)
  165. #define GPSR5_14 F_(MSIOF0_SS1, IP13_3_0)
  166. #define GPSR5_13 F_(MSIOF0_SYNC, IP12_31_28)
  167. #define GPSR5_12 F_(MSIOF0_TXD, IP12_27_24)
  168. #define GPSR5_11 F_(MSIOF0_RXD, IP12_23_20)
  169. #define GPSR5_10 F_(MSIOF0_SCK, IP12_19_16)
  170. #define GPSR5_9 F_(RX2_A, IP12_15_12)
  171. #define GPSR5_8 F_(TX2_A, IP12_11_8)
  172. #define GPSR5_7 F_(SCK2_A, IP12_7_4)
  173. #define GPSR5_6 F_(TX1, IP12_3_0)
  174. #define GPSR5_5 F_(RX1, IP11_31_28)
  175. #define GPSR5_4 F_(RTS0_N_A, IP11_23_20)
  176. #define GPSR5_3 F_(CTS0_N_A, IP11_19_16)
  177. #define GPSR5_2 F_(TX0_A, IP11_15_12)
  178. #define GPSR5_1 F_(RX0_A, IP11_11_8)
  179. #define GPSR5_0 F_(SCK0_A, IP11_27_24)
  180. /* GPSR6 */
  181. #define GPSR6_17 F_(USB30_PWEN, IP15_27_24)
  182. #define GPSR6_16 F_(SSI_SDATA6, IP15_19_16)
  183. #define GPSR6_15 F_(SSI_WS6, IP15_15_12)
  184. #define GPSR6_14 F_(SSI_SCK6, IP15_11_8)
  185. #define GPSR6_13 F_(SSI_SDATA5, IP15_7_4)
  186. #define GPSR6_12 F_(SSI_WS5, IP15_3_0)
  187. #define GPSR6_11 F_(SSI_SCK5, IP14_31_28)
  188. #define GPSR6_10 F_(SSI_SDATA4, IP14_27_24)
  189. #define GPSR6_9 F_(USB30_OVC, IP15_31_28)
  190. #define GPSR6_8 F_(AUDIO_CLKA, IP15_23_20)
  191. #define GPSR6_7 F_(SSI_SDATA3, IP14_23_20)
  192. #define GPSR6_6 F_(SSI_WS349, IP14_19_16)
  193. #define GPSR6_5 F_(SSI_SCK349, IP14_15_12)
  194. #define GPSR6_4 F_(SSI_SDATA2, IP14_11_8)
  195. #define GPSR6_3 F_(SSI_SDATA1, IP14_7_4)
  196. #define GPSR6_2 F_(SSI_SDATA0, IP14_3_0)
  197. #define GPSR6_1 F_(SSI_WS01239, IP13_31_28)
  198. #define GPSR6_0 F_(SSI_SCK01239, IP13_27_24)
  199. /* IPSRx */ /* 0 */ /* 1 */ /* 2 */ /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 - F */
  200. #define IP0_3_0 FM(QSPI0_SPCLK) FM(HSCK4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  201. #define IP0_7_4 FM(QSPI0_MOSI_IO0) FM(HCTS4_N_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  202. #define IP0_11_8 FM(QSPI0_MISO_IO1) FM(HRTS4_N_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  203. #define IP0_15_12 FM(QSPI0_IO2) FM(HTX4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  204. #define IP0_19_16 FM(QSPI0_IO3) FM(HRX4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  205. #define IP0_23_20 FM(QSPI1_SPCLK) FM(RIF2_CLK_A) FM(HSCK4_B) FM(VI4_DATA0_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  206. #define IP0_27_24 FM(QSPI1_MOSI_IO0) FM(RIF2_SYNC_A) FM(HTX4_B) FM(VI4_DATA1_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  207. #define IP0_31_28 FM(QSPI1_MISO_IO1) FM(RIF2_D0_A) FM(HRX4_B) FM(VI4_DATA2_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  208. #define IP1_3_0 FM(QSPI1_IO2) FM(RIF2_D1_A) FM(HTX3_C) FM(VI4_DATA3_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  209. #define IP1_7_4 FM(QSPI1_IO3) FM(RIF3_CLK_A) FM(HRX3_C) FM(VI4_DATA4_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  210. #define IP1_11_8 FM(QSPI1_SSL) FM(RIF3_SYNC_A) FM(HSCK3_C) FM(VI4_DATA5_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  211. #define IP1_15_12 FM(RPC_INT_N) FM(RIF3_D0_A) FM(HCTS3_N_C) FM(VI4_DATA6_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  212. #define IP1_19_16 FM(RPC_RESET_N) FM(RIF3_D1_A) FM(HRTS3_N_C) FM(VI4_DATA7_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  213. #define IP1_23_20 FM(AVB_RD0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  214. #define IP1_27_24 FM(AVB_RD1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  215. #define IP1_31_28 FM(AVB_RD2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  216. #define IP2_3_0 FM(AVB_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  217. #define IP2_7_4 FM(AVB_MDIO) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  218. #define IP2_11_8 FM(AVB_MDC) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  219. #define IP2_15_12 FM(BS_N) FM(PWM0_A) FM(AVB_MAGIC) FM(VI4_CLK) F_(0, 0) FM(TX3_C) F_(0, 0) FM(VI5_CLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  220. #define IP2_19_16 FM(RD_N) FM(PWM1_A) FM(AVB_LINK) FM(VI4_FIELD) F_(0, 0) FM(RX3_C) FM(FSCLKST2_N_A) FM(VI5_DATA0_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  221. #define IP2_23_20 FM(RD_WR_N) FM(SCL7_A) FM(AVB_AVTP_MATCH) FM(VI4_VSYNC_N) FM(TX5_B) FM(SCK3_C) FM(PWM5_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  222. #define IP2_27_24 FM(EX_WAIT0) FM(SDA7_A) FM(AVB_AVTP_CAPTURE) FM(VI4_HSYNC_N) FM(RX5_B) FM(PWM6_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  223. #define IP2_31_28 FM(A0) FM(IRQ0) FM(PWM2_A) FM(MSIOF3_SS1_B) FM(VI5_CLK_A) FM(DU_CDE) FM(HRX3_D) FM(IERX) FM(QSTB_QHE) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  224. #define IP3_3_0 FM(A1) FM(IRQ1) FM(PWM3_A) FM(DU_DOTCLKIN1) FM(VI5_DATA0_A) FM(DU_DISP_CDE) FM(SDA6_B) FM(IETX) FM(QCPV_QDE) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  225. #define IP3_7_4 FM(A2) FM(IRQ2) FM(AVB_AVTP_PPS) FM(VI4_CLKENB) FM(VI5_DATA1_A) FM(DU_DISP) FM(SCL6_B) F_(0, 0) FM(QSTVB_QVE) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  226. #define IP3_11_8 FM(A3) FM(CTS4_N_A) FM(PWM4_A) FM(VI4_DATA12) F_(0, 0) FM(DU_DOTCLKOUT0) FM(HTX3_D) FM(IECLK) FM(LCDOUT12) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  227. #define IP3_15_12 FM(A4) FM(RTS4_N_A) FM(MSIOF3_SYNC_B) FM(VI4_DATA8) FM(PWM2_B) FM(DU_DG4) FM(RIF2_CLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  228. #define IP3_19_16 FM(A5) FM(SCK4_A) FM(MSIOF3_SCK_B) FM(VI4_DATA9) FM(PWM3_B) F_(0, 0) FM(RIF2_SYNC_B) F_(0, 0) FM(QPOLA) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  229. #define IP3_23_20 FM(A6) FM(RX4_A) FM(MSIOF3_RXD_B) FM(VI4_DATA10) F_(0, 0) F_(0, 0) FM(RIF2_D0_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  230. #define IP3_27_24 FM(A7) FM(TX4_A) FM(MSIOF3_TXD_B) FM(VI4_DATA11) F_(0, 0) F_(0, 0) FM(RIF2_D1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  231. #define IP3_31_28 FM(A8) FM(SDA6_A) FM(RX3_B) FM(HRX4_C) FM(VI5_HSYNC_N_A) FM(DU_HSYNC) FM(VI4_DATA0_B) F_(0, 0) FM(QSTH_QHS) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  232. /* IPSRx */ /* 0 */ /* 1 */ /* 2 */ /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 - F */
  233. #define IP4_3_0 FM(A9) FM(TX5_A) FM(IRQ3) FM(VI4_DATA16) FM(VI5_VSYNC_N_A) FM(DU_DG7) F_(0, 0) F_(0, 0) FM(LCDOUT15) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  234. #define IP4_7_4 FM(A10) FM(IRQ4) FM(MSIOF2_SYNC_B) FM(VI4_DATA13) FM(VI5_FIELD_A) FM(DU_DG5) FM(FSCLKST2_N_B) F_(0, 0) FM(LCDOUT13) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  235. #define IP4_11_8 FM(A11) FM(SCL6_A) FM(TX3_B) FM(HTX4_C) F_(0, 0) FM(DU_VSYNC) FM(VI4_DATA1_B) F_(0, 0) FM(QSTVA_QVS) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  236. #define IP4_15_12 FM(A12) FM(RX5_A) FM(MSIOF2_SS2_B) FM(VI4_DATA17) FM(VI5_DATA3_A) FM(DU_DG6) F_(0, 0) F_(0, 0) FM(LCDOUT14) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  237. #define IP4_19_16 FM(A13) FM(SCK5_A) FM(MSIOF2_SCK_B) FM(VI4_DATA14) FM(HRX4_D) FM(DU_DB2) F_(0, 0) F_(0, 0) FM(LCDOUT2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  238. #define IP4_23_20 FM(A14) FM(MSIOF1_SS1) FM(MSIOF2_RXD_B) FM(VI4_DATA15) FM(HTX4_D) FM(DU_DB3) F_(0, 0) F_(0, 0) FM(LCDOUT3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  239. #define IP4_27_24 FM(A15) FM(MSIOF1_SS2) FM(MSIOF2_TXD_B) FM(VI4_DATA18) FM(VI5_DATA4_A) FM(DU_DB4) F_(0, 0) F_(0, 0) FM(LCDOUT4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  240. #define IP4_31_28 FM(A16) FM(MSIOF1_SYNC) FM(MSIOF2_SS1_B) FM(VI4_DATA19) FM(VI5_DATA5_A) FM(DU_DB5) F_(0, 0) F_(0, 0) FM(LCDOUT5) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  241. #define IP5_3_0 FM(A17) FM(MSIOF1_RXD) F_(0, 0) FM(VI4_DATA20) FM(VI5_DATA6_A) FM(DU_DB6) F_(0, 0) F_(0, 0) FM(LCDOUT6) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  242. #define IP5_7_4 FM(A18) FM(MSIOF1_TXD) F_(0, 0) FM(VI4_DATA21) FM(VI5_DATA7_A) FM(DU_DB0) F_(0, 0) FM(HRX4_E) FM(LCDOUT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  243. #define IP5_11_8 FM(A19) FM(MSIOF1_SCK) F_(0, 0) FM(VI4_DATA22) FM(VI5_DATA2_A) FM(DU_DB1) F_(0, 0) FM(HTX4_E) FM(LCDOUT1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  244. #define IP5_15_12 FM(CS0_N) FM(SCL5) F_(0, 0) F_(0, 0) F_(0, 0) FM(DU_DR0) FM(VI4_DATA2_B) F_(0, 0) FM(LCDOUT16) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  245. #define IP5_19_16 FM(WE0_N) FM(SDA5) F_(0, 0) F_(0, 0) F_(0, 0) FM(DU_DR1) FM(VI4_DATA3_B) F_(0, 0) FM(LCDOUT17) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  246. #define IP5_23_20 FM(D0) FM(MSIOF3_SCK_A) F_(0, 0) F_(0, 0) F_(0, 0) FM(DU_DR2) FM(CTS4_N_C) F_(0, 0) FM(LCDOUT18) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  247. #define IP5_27_24 FM(D1) FM(MSIOF3_SYNC_A) FM(SCK3_A) FM(VI4_DATA23) FM(VI5_CLKENB_A) FM(DU_DB7) FM(RTS4_N_C) F_(0, 0) FM(LCDOUT7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  248. #define IP5_31_28 FM(D2) FM(MSIOF3_RXD_A) FM(RX5_C) F_(0, 0) FM(VI5_DATA14_A) FM(DU_DR3) FM(RX4_C) F_(0, 0) FM(LCDOUT19) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  249. #define IP6_3_0 FM(D3) FM(MSIOF3_TXD_A) FM(TX5_C) F_(0, 0) FM(VI5_DATA15_A) FM(DU_DR4) FM(TX4_C) F_(0, 0) FM(LCDOUT20) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  250. #define IP6_7_4 FM(D4) FM(CANFD1_TX) FM(HSCK3_B) FM(CAN1_TX) FM(RTS3_N_A) FM(MSIOF3_SS2_A) F_(0, 0) FM(VI5_DATA1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  251. #define IP6_11_8 FM(D5) FM(RX3_A) FM(HRX3_B) F_(0, 0) F_(0, 0) FM(DU_DR5) FM(VI4_DATA4_B) F_(0, 0) FM(LCDOUT21) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  252. #define IP6_15_12 FM(D6) FM(TX3_A) FM(HTX3_B) F_(0, 0) F_(0, 0) FM(DU_DR6) FM(VI4_DATA5_B) F_(0, 0) FM(LCDOUT22) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  253. #define IP6_19_16 FM(D7) FM(CANFD1_RX) FM(IRQ5) FM(CAN1_RX) FM(CTS3_N_A) F_(0, 0) F_(0, 0) FM(VI5_DATA2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  254. #define IP6_23_20 FM(D8) FM(MSIOF2_SCK_A) FM(SCK4_B) F_(0, 0) FM(VI5_DATA12_A) FM(DU_DR7) FM(RIF3_CLK_B) FM(HCTS3_N_E) FM(LCDOUT23) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  255. #define IP6_27_24 FM(D9) FM(MSIOF2_SYNC_A) F_(0, 0) F_(0, 0) FM(VI5_DATA10_A) FM(DU_DG0) FM(RIF3_SYNC_B) FM(HRX3_E) FM(LCDOUT8) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  256. #define IP6_31_28 FM(D10) FM(MSIOF2_RXD_A) F_(0, 0) F_(0, 0) FM(VI5_DATA13_A) FM(DU_DG1) FM(RIF3_D0_B) FM(HTX3_E) FM(LCDOUT9) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  257. #define IP7_3_0 FM(D11) FM(MSIOF2_TXD_A) F_(0, 0) F_(0, 0) FM(VI5_DATA11_A) FM(DU_DG2) FM(RIF3_D1_B) FM(HRTS3_N_E) FM(LCDOUT10) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  258. #define IP7_7_4 FM(D12) FM(CANFD0_TX) FM(TX4_B) FM(CAN0_TX) FM(VI5_DATA8_A) F_(0, 0) F_(0, 0) FM(VI5_DATA3_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  259. #define IP7_11_8 FM(D13) FM(CANFD0_RX) FM(RX4_B) FM(CAN0_RX) FM(VI5_DATA9_A) FM(SCL7_B) F_(0, 0) FM(VI5_DATA4_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  260. #define IP7_15_12 FM(D14) FM(CAN_CLK) FM(HRX3_A) FM(MSIOF2_SS2_A) F_(0, 0) FM(SDA7_B) F_(0, 0) FM(VI5_DATA5_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  261. #define IP7_19_16 FM(D15) FM(MSIOF2_SS1_A) FM(HTX3_A) FM(MSIOF3_SS1_A) F_(0, 0) FM(DU_DG3) F_(0, 0) F_(0, 0) FM(LCDOUT11) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  262. #define IP7_23_20 FM(SCL4) FM(CS1_N_A26) F_(0, 0) F_(0, 0) F_(0, 0) FM(DU_DOTCLKIN0) FM(VI4_DATA6_B) FM(VI5_DATA6_B) FM(QCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  263. #define IP7_27_24 FM(SDA4) FM(WE1_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(VI4_DATA7_B) FM(VI5_DATA7_B) FM(QPOLB) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  264. #define IP7_31_28 FM(SD0_CLK) FM(NFDATA8) FM(SCL1_C) FM(HSCK1_B) FM(SDA2_E) FM(FMCLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  265. /* IPSRx */ /* 0 */ /* 1 */ /* 2 */ /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 - F */
  266. #define IP8_3_0 FM(SD0_CMD) FM(NFDATA9) F_(0, 0) FM(HRX1_B) F_(0, 0) FM(SPEEDIN_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  267. #define IP8_7_4 FM(SD0_DAT0) FM(NFDATA10) F_(0, 0) FM(HTX1_B) F_(0, 0) FM(REMOCON_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  268. #define IP8_11_8 FM(SD0_DAT1) FM(NFDATA11) FM(SDA2_C) FM(HCTS1_N_B) F_(0, 0) FM(FMIN_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  269. #define IP8_15_12 FM(SD0_DAT2) FM(NFDATA12) FM(SCL2_C) FM(HRTS1_N_B) F_(0, 0) FM(BPFCLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  270. #define IP8_19_16 FM(SD0_DAT3) FM(NFDATA13) FM(SDA1_C) FM(SCL2_E) FM(SPEEDIN_C) FM(REMOCON_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  271. #define IP8_23_20 FM(SD1_CLK) FM(NFDATA14_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  272. #define IP8_27_24 FM(SD1_CMD) FM(NFDATA15_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  273. #define IP8_31_28 FM(SD1_DAT0) FM(NFWP_N_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  274. #define IP9_3_0 FM(SD1_DAT1) FM(NFCE_N_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  275. #define IP9_7_4 FM(SD1_DAT2) FM(NFALE_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  276. #define IP9_11_8 FM(SD1_DAT3) FM(NFRB_N_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  277. #define IP9_15_12 FM(SD3_CLK) FM(NFWE_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  278. #define IP9_19_16 FM(SD3_CMD) FM(NFRE_N) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  279. #define IP9_23_20 FM(SD3_DAT0) FM(NFDATA0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  280. #define IP9_27_24 FM(SD3_DAT1) FM(NFDATA1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  281. #define IP9_31_28 FM(SD3_DAT2) FM(NFDATA2) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  282. #define IP10_3_0 FM(SD3_DAT3) FM(NFDATA3) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  283. #define IP10_7_4 FM(SD3_DAT4) FM(NFDATA4) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  284. #define IP10_11_8 FM(SD3_DAT5) FM(NFDATA5) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  285. #define IP10_15_12 FM(SD3_DAT6) FM(NFDATA6) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  286. #define IP10_19_16 FM(SD3_DAT7) FM(NFDATA7) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  287. #define IP10_23_20 FM(SD3_DS) FM(NFCLE) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  288. #define IP10_27_24 FM(SD0_CD) FM(NFALE_A) FM(SD3_CD) FM(RIF0_CLK_B) FM(SCL2_B) FM(TCLK1_A) FM(SSI_SCK2_B) FM(TS_SCK0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  289. #define IP10_31_28 FM(SD0_WP) FM(NFRB_N_A) FM(SD3_WP) FM(RIF0_D0_B) FM(SDA2_B) FM(TCLK2_A) FM(SSI_WS2_B) FM(TS_SDAT0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  290. #define IP11_3_0 FM(SD1_CD) FM(NFCE_N_A) FM(SSI_SCK1) FM(RIF0_D1_B) F_(0, 0) F_(0, 0) F_(0, 0) FM(TS_SDEN0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  291. #define IP11_7_4 FM(SD1_WP) FM(NFWP_N_A) FM(SSI_WS1) FM(RIF0_SYNC_B) F_(0, 0) F_(0, 0) F_(0, 0) FM(TS_SPSYNC0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  292. #define IP11_11_8 FM(RX0_A) FM(HRX1_A) FM(SSI_SCK2_A) FM(RIF1_SYNC) F_(0, 0) F_(0, 0) F_(0, 0) FM(TS_SCK1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  293. #define IP11_15_12 FM(TX0_A) FM(HTX1_A) FM(SSI_WS2_A) FM(RIF1_D0) F_(0, 0) F_(0, 0) F_(0, 0) FM(TS_SDAT1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  294. #define IP11_19_16 FM(CTS0_N_A) FM(NFDATA14_A) FM(AUDIO_CLKOUT_A) FM(RIF1_D1) FM(SCIF_CLK_A) FM(FMCLK_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  295. #define IP11_23_20 FM(RTS0_N_A) FM(NFDATA15_A) FM(AUDIO_CLKOUT1_A) FM(RIF1_CLK) FM(SCL2_A) FM(FMIN_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  296. #define IP11_27_24 FM(SCK0_A) FM(HSCK1_A) FM(USB3HS0_ID) FM(RTS1_N) FM(SDA2_A) FM(FMCLK_C) F_(0, 0) F_(0, 0) FM(USB0_ID) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  297. #define IP11_31_28 FM(RX1) FM(HRX2_B) FM(SSI_SCK9_B) FM(AUDIO_CLKOUT1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  298. /* IPSRx */ /* 0 */ /* 1 */ /* 2 */ /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */ /* 8 */ /* 9 - F */
  299. #define IP12_3_0 FM(TX1) FM(HTX2_B) FM(SSI_WS9_B) FM(AUDIO_CLKOUT3_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  300. #define IP12_7_4 FM(SCK2_A) FM(HSCK0_A) FM(AUDIO_CLKB_A) FM(CTS1_N) FM(RIF0_CLK_A) FM(REMOCON_A) FM(SCIF_CLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  301. #define IP12_11_8 FM(TX2_A) FM(HRX0_A) FM(AUDIO_CLKOUT2_A) F_(0, 0) FM(SCL1_A) F_(0, 0) FM(FSO_CFE_0_N_A) FM(TS_SDEN1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  302. #define IP12_15_12 FM(RX2_A) FM(HTX0_A) FM(AUDIO_CLKOUT3_A) F_(0, 0) FM(SDA1_A) F_(0, 0) FM(FSO_CFE_1_N_A) FM(TS_SPSYNC1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  303. #define IP12_19_16 FM(MSIOF0_SCK) F_(0, 0) FM(SSI_SCK78) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  304. #define IP12_23_20 FM(MSIOF0_RXD) F_(0, 0) FM(SSI_WS78) F_(0, 0) F_(0, 0) FM(TX2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  305. #define IP12_27_24 FM(MSIOF0_TXD) F_(0, 0) FM(SSI_SDATA7) F_(0, 0) F_(0, 0) FM(RX2_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  306. #define IP12_31_28 FM(MSIOF0_SYNC) FM(AUDIO_CLKOUT_B) FM(SSI_SDATA8) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  307. #define IP13_3_0 FM(MSIOF0_SS1) FM(HRX2_A) FM(SSI_SCK4) FM(HCTS0_N_A) FM(BPFCLK_C) FM(SPEEDIN_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  308. #define IP13_7_4 FM(MSIOF0_SS2) FM(HTX2_A) FM(SSI_WS4) FM(HRTS0_N_A) FM(FMIN_C) FM(BPFCLK_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  309. #define IP13_11_8 FM(SSI_SDATA9) F_(0, 0) FM(AUDIO_CLKC_A) FM(SCK1) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  310. #define IP13_15_12 FM(MLB_CLK) FM(RX0_B) F_(0, 0) FM(RIF0_D0_A) FM(SCL1_B) FM(TCLK1_B) F_(0, 0) F_(0, 0) FM(SIM0_RST_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  311. #define IP13_19_16 FM(MLB_SIG) FM(SCK0_B) F_(0, 0) FM(RIF0_D1_A) FM(SDA1_B) FM(TCLK2_B) F_(0, 0) F_(0, 0) FM(SIM0_D_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  312. #define IP13_23_20 FM(MLB_DAT) FM(TX0_B) F_(0, 0) FM(RIF0_SYNC_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(SIM0_CLK_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  313. #define IP13_27_24 FM(SSI_SCK01239) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  314. #define IP13_31_28 FM(SSI_WS01239) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  315. #define IP14_3_0 FM(SSI_SDATA0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  316. #define IP14_7_4 FM(SSI_SDATA1) FM(AUDIO_CLKC_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(PWM0_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  317. #define IP14_11_8 FM(SSI_SDATA2) FM(AUDIO_CLKOUT2_B) FM(SSI_SCK9_A) F_(0, 0) F_(0, 0) F_(0, 0) FM(PWM1_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  318. #define IP14_15_12 FM(SSI_SCK349) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(PWM2_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  319. #define IP14_19_16 FM(SSI_WS349) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(PWM3_C) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  320. #define IP14_23_20 FM(SSI_SDATA3) FM(AUDIO_CLKOUT1_C) FM(AUDIO_CLKB_B) F_(0, 0) F_(0, 0) F_(0, 0) FM(PWM4_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  321. #define IP14_27_24 FM(SSI_SDATA4) F_(0, 0) FM(SSI_WS9_A) F_(0, 0) F_(0, 0) F_(0, 0) FM(PWM5_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  322. #define IP14_31_28 FM(SSI_SCK5) FM(HRX0_B) F_(0, 0) FM(USB0_PWEN_B) FM(SCL2_D) F_(0, 0) FM(PWM6_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  323. #define IP15_3_0 FM(SSI_WS5) FM(HTX0_B) F_(0, 0) FM(USB0_OVC_B) FM(SDA2_D) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  324. #define IP15_7_4 FM(SSI_SDATA5) FM(HSCK0_B) FM(AUDIO_CLKB_C) FM(TPU0TO0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  325. #define IP15_11_8 FM(SSI_SCK6) FM(HSCK2_A) FM(AUDIO_CLKC_C) FM(TPU0TO1) F_(0, 0) F_(0, 0) FM(FSO_CFE_0_N_B) F_(0, 0) FM(SIM0_RST_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  326. #define IP15_15_12 FM(SSI_WS6) FM(HCTS2_N_A) FM(AUDIO_CLKOUT2_C) FM(TPU0TO2) FM(SDA1_D) F_(0, 0) FM(FSO_CFE_1_N_B) F_(0, 0) FM(SIM0_D_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  327. #define IP15_19_16 FM(SSI_SDATA6) FM(HRTS2_N_A) FM(AUDIO_CLKOUT3_C) FM(TPU0TO3) FM(SCL1_D) F_(0, 0) FM(FSO_TOE_N_B) F_(0, 0) FM(SIM0_CLK_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  328. #define IP15_23_20 FM(AUDIO_CLKA) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  329. #define IP15_27_24 FM(USB30_PWEN) FM(USB0_PWEN_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  330. #define IP15_31_28 FM(USB30_OVC) FM(USB0_OVC_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) FM(FSO_TOE_N_A) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)
  331. #define PINMUX_GPSR \
  332. \
  333. \
  334. \
  335. \
  336. \
  337. \
  338. \
  339. GPSR2_25 \
  340. GPSR2_24 \
  341. GPSR2_23 \
  342. GPSR1_22 GPSR2_22 \
  343. GPSR1_21 GPSR2_21 \
  344. GPSR1_20 GPSR2_20 \
  345. GPSR1_19 GPSR2_19 GPSR5_19 \
  346. GPSR1_18 GPSR2_18 GPSR5_18 \
  347. GPSR0_17 GPSR1_17 GPSR2_17 GPSR5_17 GPSR6_17 \
  348. GPSR0_16 GPSR1_16 GPSR2_16 GPSR5_16 GPSR6_16 \
  349. GPSR0_15 GPSR1_15 GPSR2_15 GPSR3_15 GPSR5_15 GPSR6_15 \
  350. GPSR0_14 GPSR1_14 GPSR2_14 GPSR3_14 GPSR5_14 GPSR6_14 \
  351. GPSR0_13 GPSR1_13 GPSR2_13 GPSR3_13 GPSR5_13 GPSR6_13 \
  352. GPSR0_12 GPSR1_12 GPSR2_12 GPSR3_12 GPSR5_12 GPSR6_12 \
  353. GPSR0_11 GPSR1_11 GPSR2_11 GPSR3_11 GPSR5_11 GPSR6_11 \
  354. GPSR0_10 GPSR1_10 GPSR2_10 GPSR3_10 GPSR4_10 GPSR5_10 GPSR6_10 \
  355. GPSR0_9 GPSR1_9 GPSR2_9 GPSR3_9 GPSR4_9 GPSR5_9 GPSR6_9 \
  356. GPSR0_8 GPSR1_8 GPSR2_8 GPSR3_8 GPSR4_8 GPSR5_8 GPSR6_8 \
  357. GPSR0_7 GPSR1_7 GPSR2_7 GPSR3_7 GPSR4_7 GPSR5_7 GPSR6_7 \
  358. GPSR0_6 GPSR1_6 GPSR2_6 GPSR3_6 GPSR4_6 GPSR5_6 GPSR6_6 \
  359. GPSR0_5 GPSR1_5 GPSR2_5 GPSR3_5 GPSR4_5 GPSR5_5 GPSR6_5 \
  360. GPSR0_4 GPSR1_4 GPSR2_4 GPSR3_4 GPSR4_4 GPSR5_4 GPSR6_4 \
  361. GPSR0_3 GPSR1_3 GPSR2_3 GPSR3_3 GPSR4_3 GPSR5_3 GPSR6_3 \
  362. GPSR0_2 GPSR1_2 GPSR2_2 GPSR3_2 GPSR4_2 GPSR5_2 GPSR6_2 \
  363. GPSR0_1 GPSR1_1 GPSR2_1 GPSR3_1 GPSR4_1 GPSR5_1 GPSR6_1 \
  364. GPSR0_0 GPSR1_0 GPSR2_0 GPSR3_0 GPSR4_0 GPSR5_0 GPSR6_0
  365. #define PINMUX_IPSR \
  366. \
  367. FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
  368. FM(IP0_7_4) IP0_7_4 FM(IP1_7_4) IP1_7_4 FM(IP2_7_4) IP2_7_4 FM(IP3_7_4) IP3_7_4 \
  369. FM(IP0_11_8) IP0_11_8 FM(IP1_11_8) IP1_11_8 FM(IP2_11_8) IP2_11_8 FM(IP3_11_8) IP3_11_8 \
  370. FM(IP0_15_12) IP0_15_12 FM(IP1_15_12) IP1_15_12 FM(IP2_15_12) IP2_15_12 FM(IP3_15_12) IP3_15_12 \
  371. FM(IP0_19_16) IP0_19_16 FM(IP1_19_16) IP1_19_16 FM(IP2_19_16) IP2_19_16 FM(IP3_19_16) IP3_19_16 \
  372. FM(IP0_23_20) IP0_23_20 FM(IP1_23_20) IP1_23_20 FM(IP2_23_20) IP2_23_20 FM(IP3_23_20) IP3_23_20 \
  373. FM(IP0_27_24) IP0_27_24 FM(IP1_27_24) IP1_27_24 FM(IP2_27_24) IP2_27_24 FM(IP3_27_24) IP3_27_24 \
  374. FM(IP0_31_28) IP0_31_28 FM(IP1_31_28) IP1_31_28 FM(IP2_31_28) IP2_31_28 FM(IP3_31_28) IP3_31_28 \
  375. \
  376. FM(IP4_3_0) IP4_3_0 FM(IP5_3_0) IP5_3_0 FM(IP6_3_0) IP6_3_0 FM(IP7_3_0) IP7_3_0 \
  377. FM(IP4_7_4) IP4_7_4 FM(IP5_7_4) IP5_7_4 FM(IP6_7_4) IP6_7_4 FM(IP7_7_4) IP7_7_4 \
  378. FM(IP4_11_8) IP4_11_8 FM(IP5_11_8) IP5_11_8 FM(IP6_11_8) IP6_11_8 FM(IP7_11_8) IP7_11_8 \
  379. FM(IP4_15_12) IP4_15_12 FM(IP5_15_12) IP5_15_12 FM(IP6_15_12) IP6_15_12 FM(IP7_15_12) IP7_15_12 \
  380. FM(IP4_19_16) IP4_19_16 FM(IP5_19_16) IP5_19_16 FM(IP6_19_16) IP6_19_16 FM(IP7_19_16) IP7_19_16 \
  381. FM(IP4_23_20) IP4_23_20 FM(IP5_23_20) IP5_23_20 FM(IP6_23_20) IP6_23_20 FM(IP7_23_20) IP7_23_20 \
  382. FM(IP4_27_24) IP4_27_24 FM(IP5_27_24) IP5_27_24 FM(IP6_27_24) IP6_27_24 FM(IP7_27_24) IP7_27_24 \
  383. FM(IP4_31_28) IP4_31_28 FM(IP5_31_28) IP5_31_28 FM(IP6_31_28) IP6_31_28 FM(IP7_31_28) IP7_31_28 \
  384. \
  385. FM(IP8_3_0) IP8_3_0 FM(IP9_3_0) IP9_3_0 FM(IP10_3_0) IP10_3_0 FM(IP11_3_0) IP11_3_0 \
  386. FM(IP8_7_4) IP8_7_4 FM(IP9_7_4) IP9_7_4 FM(IP10_7_4) IP10_7_4 FM(IP11_7_4) IP11_7_4 \
  387. FM(IP8_11_8) IP8_11_8 FM(IP9_11_8) IP9_11_8 FM(IP10_11_8) IP10_11_8 FM(IP11_11_8) IP11_11_8 \
  388. FM(IP8_15_12) IP8_15_12 FM(IP9_15_12) IP9_15_12 FM(IP10_15_12) IP10_15_12 FM(IP11_15_12) IP11_15_12 \
  389. FM(IP8_19_16) IP8_19_16 FM(IP9_19_16) IP9_19_16 FM(IP10_19_16) IP10_19_16 FM(IP11_19_16) IP11_19_16 \
  390. FM(IP8_23_20) IP8_23_20 FM(IP9_23_20) IP9_23_20 FM(IP10_23_20) IP10_23_20 FM(IP11_23_20) IP11_23_20 \
  391. FM(IP8_27_24) IP8_27_24 FM(IP9_27_24) IP9_27_24 FM(IP10_27_24) IP10_27_24 FM(IP11_27_24) IP11_27_24 \
  392. FM(IP8_31_28) IP8_31_28 FM(IP9_31_28) IP9_31_28 FM(IP10_31_28) IP10_31_28 FM(IP11_31_28) IP11_31_28 \
  393. \
  394. FM(IP12_3_0) IP12_3_0 FM(IP13_3_0) IP13_3_0 FM(IP14_3_0) IP14_3_0 FM(IP15_3_0) IP15_3_0 \
  395. FM(IP12_7_4) IP12_7_4 FM(IP13_7_4) IP13_7_4 FM(IP14_7_4) IP14_7_4 FM(IP15_7_4) IP15_7_4 \
  396. FM(IP12_11_8) IP12_11_8 FM(IP13_11_8) IP13_11_8 FM(IP14_11_8) IP14_11_8 FM(IP15_11_8) IP15_11_8 \
  397. FM(IP12_15_12) IP12_15_12 FM(IP13_15_12) IP13_15_12 FM(IP14_15_12) IP14_15_12 FM(IP15_15_12) IP15_15_12 \
  398. FM(IP12_19_16) IP12_19_16 FM(IP13_19_16) IP13_19_16 FM(IP14_19_16) IP14_19_16 FM(IP15_19_16) IP15_19_16 \
  399. FM(IP12_23_20) IP12_23_20 FM(IP13_23_20) IP13_23_20 FM(IP14_23_20) IP14_23_20 FM(IP15_23_20) IP15_23_20 \
  400. FM(IP12_27_24) IP12_27_24 FM(IP13_27_24) IP13_27_24 FM(IP14_27_24) IP14_27_24 FM(IP15_27_24) IP15_27_24 \
  401. FM(IP12_31_28) IP12_31_28 FM(IP13_31_28) IP13_31_28 FM(IP14_31_28) IP14_31_28 FM(IP15_31_28) IP15_31_28
  402. /* The bit numbering in MOD_SEL fields is reversed */
  403. #define REV4(f0, f1, f2, f3) f0 f2 f1 f3
  404. #define REV8(f0, f1, f2, f3, f4, f5, f6, f7) f0 f4 f2 f6 f1 f5 f3 f7
  405. /* MOD_SEL0 */ /* 0 */ /* 1 */ /* 2 */ /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */
  406. #define MOD_SEL0_30_29 REV4(FM(SEL_ADGB_0), FM(SEL_ADGB_1), FM(SEL_ADGB_2), F_(0, 0))
  407. #define MOD_SEL0_28 FM(SEL_DRIF0_0) FM(SEL_DRIF0_1)
  408. #define MOD_SEL0_27_26 REV4(FM(SEL_FM_0), FM(SEL_FM_1), FM(SEL_FM_2), F_(0, 0))
  409. #define MOD_SEL0_25 FM(SEL_FSO_0) FM(SEL_FSO_1)
  410. #define MOD_SEL0_24 FM(SEL_HSCIF0_0) FM(SEL_HSCIF0_1)
  411. #define MOD_SEL0_23 FM(SEL_HSCIF1_0) FM(SEL_HSCIF1_1)
  412. #define MOD_SEL0_22 FM(SEL_HSCIF2_0) FM(SEL_HSCIF2_1)
  413. #define MOD_SEL0_21_20 REV4(FM(SEL_I2C1_0), FM(SEL_I2C1_1), FM(SEL_I2C1_2), FM(SEL_I2C1_3))
  414. #define MOD_SEL0_19_18_17 REV8(FM(SEL_I2C2_0), FM(SEL_I2C2_1), FM(SEL_I2C2_2), FM(SEL_I2C2_3), FM(SEL_I2C2_4), F_(0, 0), F_(0, 0), F_(0, 0))
  415. #define MOD_SEL0_16 FM(SEL_NDF_0) FM(SEL_NDF_1)
  416. #define MOD_SEL0_15 FM(SEL_PWM0_0) FM(SEL_PWM0_1)
  417. #define MOD_SEL0_14 FM(SEL_PWM1_0) FM(SEL_PWM1_1)
  418. #define MOD_SEL0_13_12 REV4(FM(SEL_PWM2_0), FM(SEL_PWM2_1), FM(SEL_PWM2_2), F_(0, 0))
  419. #define MOD_SEL0_11_10 REV4(FM(SEL_PWM3_0), FM(SEL_PWM3_1), FM(SEL_PWM3_2), F_(0, 0))
  420. #define MOD_SEL0_9 FM(SEL_PWM4_0) FM(SEL_PWM4_1)
  421. #define MOD_SEL0_8 FM(SEL_PWM5_0) FM(SEL_PWM5_1)
  422. #define MOD_SEL0_7 FM(SEL_PWM6_0) FM(SEL_PWM6_1)
  423. #define MOD_SEL0_6_5 REV4(FM(SEL_REMOCON_0), FM(SEL_REMOCON_1), FM(SEL_REMOCON_2), F_(0, 0))
  424. #define MOD_SEL0_4 FM(SEL_SCIF_0) FM(SEL_SCIF_1)
  425. #define MOD_SEL0_3 FM(SEL_SCIF0_0) FM(SEL_SCIF0_1)
  426. #define MOD_SEL0_2 FM(SEL_SCIF2_0) FM(SEL_SCIF2_1)
  427. #define MOD_SEL0_1_0 REV4(FM(SEL_SPEED_PULSE_IF_0), FM(SEL_SPEED_PULSE_IF_1), FM(SEL_SPEED_PULSE_IF_2), F_(0, 0))
  428. /* MOD_SEL1 */ /* 0 */ /* 1 */ /* 2 */ /* 3 */ /* 4 */ /* 5 */ /* 6 */ /* 7 */
  429. #define MOD_SEL1_31 FM(SEL_SIMCARD_0) FM(SEL_SIMCARD_1)
  430. #define MOD_SEL1_30 FM(SEL_SSI2_0) FM(SEL_SSI2_1)
  431. #define MOD_SEL1_29 FM(SEL_TIMER_TMU_0) FM(SEL_TIMER_TMU_1)
  432. #define MOD_SEL1_28 FM(SEL_USB_20_CH0_0) FM(SEL_USB_20_CH0_1)
  433. #define MOD_SEL1_26 FM(SEL_DRIF2_0) FM(SEL_DRIF2_1)
  434. #define MOD_SEL1_25 FM(SEL_DRIF3_0) FM(SEL_DRIF3_1)
  435. #define MOD_SEL1_24_23_22 REV8(FM(SEL_HSCIF3_0), FM(SEL_HSCIF3_1), FM(SEL_HSCIF3_2), FM(SEL_HSCIF3_3), FM(SEL_HSCIF3_4), F_(0, 0), F_(0, 0), F_(0, 0))
  436. #define MOD_SEL1_21_20_19 REV8(FM(SEL_HSCIF4_0), FM(SEL_HSCIF4_1), FM(SEL_HSCIF4_2), FM(SEL_HSCIF4_3), FM(SEL_HSCIF4_4), F_(0, 0), F_(0, 0), F_(0, 0))
  437. #define MOD_SEL1_18 FM(SEL_I2C6_0) FM(SEL_I2C6_1)
  438. #define MOD_SEL1_17 FM(SEL_I2C7_0) FM(SEL_I2C7_1)
  439. #define MOD_SEL1_16 FM(SEL_MSIOF2_0) FM(SEL_MSIOF2_1)
  440. #define MOD_SEL1_15 FM(SEL_MSIOF3_0) FM(SEL_MSIOF3_1)
  441. #define MOD_SEL1_14_13 REV4(FM(SEL_SCIF3_0), FM(SEL_SCIF3_1), FM(SEL_SCIF3_2), F_(0, 0))
  442. #define MOD_SEL1_12_11 REV4(FM(SEL_SCIF4_0), FM(SEL_SCIF4_1), FM(SEL_SCIF4_2), F_(0, 0))
  443. #define MOD_SEL1_10_9 REV4(FM(SEL_SCIF5_0), FM(SEL_SCIF5_1), FM(SEL_SCIF5_2), F_(0, 0))
  444. #define MOD_SEL1_8 FM(SEL_VIN4_0) FM(SEL_VIN4_1)
  445. #define MOD_SEL1_7 FM(SEL_VIN5_0) FM(SEL_VIN5_1)
  446. #define MOD_SEL1_6_5 REV4(FM(SEL_ADGC_0), FM(SEL_ADGC_1), FM(SEL_ADGC_2), F_(0, 0))
  447. #define MOD_SEL1_4 FM(SEL_SSI9_0) FM(SEL_SSI9_1)
  448. #define PINMUX_MOD_SELS \
  449. \
  450. MOD_SEL1_31 \
  451. MOD_SEL0_30_29 MOD_SEL1_30 \
  452. MOD_SEL1_29 \
  453. MOD_SEL0_28 MOD_SEL1_28 \
  454. MOD_SEL0_27_26 \
  455. MOD_SEL1_26 \
  456. MOD_SEL0_25 MOD_SEL1_25 \
  457. MOD_SEL0_24 MOD_SEL1_24_23_22 \
  458. MOD_SEL0_23 \
  459. MOD_SEL0_22 \
  460. MOD_SEL0_21_20 MOD_SEL1_21_20_19 \
  461. MOD_SEL0_19_18_17 MOD_SEL1_18 \
  462. MOD_SEL1_17 \
  463. MOD_SEL0_16 MOD_SEL1_16 \
  464. MOD_SEL0_15 MOD_SEL1_15 \
  465. MOD_SEL0_14 MOD_SEL1_14_13 \
  466. MOD_SEL0_13_12 \
  467. MOD_SEL1_12_11 \
  468. MOD_SEL0_11_10 \
  469. MOD_SEL1_10_9 \
  470. MOD_SEL0_9 \
  471. MOD_SEL0_8 MOD_SEL1_8 \
  472. MOD_SEL0_7 MOD_SEL1_7 \
  473. MOD_SEL0_6_5 MOD_SEL1_6_5 \
  474. MOD_SEL0_4 MOD_SEL1_4 \
  475. MOD_SEL0_3 \
  476. MOD_SEL0_2 \
  477. MOD_SEL0_1_0
  478. /*
  479. * These pins are not able to be muxed but have other properties
  480. * that can be set, such as pull-up/pull-down enable.
  481. */
  482. #define PINMUX_STATIC \
  483. FM(AVB_TX_CTL) FM(AVB_TXC) FM(AVB_TD0) FM(AVB_TD1) FM(AVB_TD2) \
  484. FM(AVB_TD3) \
  485. FM(PRESETOUT_N) FM(FSCLKST_N) FM(TRST_N) FM(TCK) FM(TMS) FM(TDI) \
  486. FM(ASEBRK) \
  487. FM(MLB_REF)
  488. enum {
  489. PINMUX_RESERVED = 0,
  490. PINMUX_DATA_BEGIN,
  491. GP_ALL(DATA),
  492. PINMUX_DATA_END,
  493. #define F_(x, y)
  494. #define FM(x) FN_##x,
  495. PINMUX_FUNCTION_BEGIN,
  496. GP_ALL(FN),
  497. PINMUX_GPSR
  498. PINMUX_IPSR
  499. PINMUX_MOD_SELS
  500. PINMUX_FUNCTION_END,
  501. #undef F_
  502. #undef FM
  503. #define F_(x, y)
  504. #define FM(x) x##_MARK,
  505. PINMUX_MARK_BEGIN,
  506. PINMUX_GPSR
  507. PINMUX_IPSR
  508. PINMUX_MOD_SELS
  509. PINMUX_STATIC
  510. PINMUX_MARK_END,
  511. #undef F_
  512. #undef FM
  513. };
  514. static const u16 pinmux_data[] = {
  515. PINMUX_DATA_GP_ALL(),
  516. PINMUX_SINGLE(CLKOUT),
  517. PINMUX_SINGLE(AVB_PHY_INT),
  518. PINMUX_SINGLE(AVB_RD3),
  519. PINMUX_SINGLE(AVB_RXC),
  520. PINMUX_SINGLE(AVB_RX_CTL),
  521. PINMUX_SINGLE(QSPI0_SSL),
  522. /* IPSR0 */
  523. PINMUX_IPSR_GPSR(IP0_3_0, QSPI0_SPCLK),
  524. PINMUX_IPSR_MSEL(IP0_3_0, HSCK4_A, SEL_HSCIF4_0),
  525. PINMUX_IPSR_GPSR(IP0_7_4, QSPI0_MOSI_IO0),
  526. PINMUX_IPSR_MSEL(IP0_7_4, HCTS4_N_A, SEL_HSCIF4_0),
  527. PINMUX_IPSR_GPSR(IP0_11_8, QSPI0_MISO_IO1),
  528. PINMUX_IPSR_MSEL(IP0_11_8, HRTS4_N_A, SEL_HSCIF4_0),
  529. PINMUX_IPSR_GPSR(IP0_15_12, QSPI0_IO2),
  530. PINMUX_IPSR_GPSR(IP0_15_12, HTX4_A),
  531. PINMUX_IPSR_GPSR(IP0_19_16, QSPI0_IO3),
  532. PINMUX_IPSR_MSEL(IP0_19_16, HRX4_A, SEL_HSCIF4_0),
  533. PINMUX_IPSR_GPSR(IP0_23_20, QSPI1_SPCLK),
  534. PINMUX_IPSR_MSEL(IP0_23_20, RIF2_CLK_A, SEL_DRIF2_0),
  535. PINMUX_IPSR_MSEL(IP0_23_20, HSCK4_B, SEL_HSCIF4_1),
  536. PINMUX_IPSR_MSEL(IP0_23_20, VI4_DATA0_A, SEL_VIN4_0),
  537. PINMUX_IPSR_GPSR(IP0_27_24, QSPI1_MOSI_IO0),
  538. PINMUX_IPSR_MSEL(IP0_27_24, RIF2_SYNC_A, SEL_DRIF2_0),
  539. PINMUX_IPSR_GPSR(IP0_27_24, HTX4_B),
  540. PINMUX_IPSR_MSEL(IP0_27_24, VI4_DATA1_A, SEL_VIN4_0),
  541. PINMUX_IPSR_GPSR(IP0_31_28, QSPI1_MISO_IO1),
  542. PINMUX_IPSR_MSEL(IP0_31_28, RIF2_D0_A, SEL_DRIF2_0),
  543. PINMUX_IPSR_MSEL(IP0_31_28, HRX4_B, SEL_HSCIF4_1),
  544. PINMUX_IPSR_MSEL(IP0_31_28, VI4_DATA2_A, SEL_VIN4_0),
  545. /* IPSR1 */
  546. PINMUX_IPSR_GPSR(IP1_3_0, QSPI1_IO2),
  547. PINMUX_IPSR_MSEL(IP1_3_0, RIF2_D1_A, SEL_DRIF2_0),
  548. PINMUX_IPSR_GPSR(IP1_3_0, HTX3_C),
  549. PINMUX_IPSR_MSEL(IP1_3_0, VI4_DATA3_A, SEL_VIN4_0),
  550. PINMUX_IPSR_GPSR(IP1_7_4, QSPI1_IO3),
  551. PINMUX_IPSR_MSEL(IP1_7_4, RIF3_CLK_A, SEL_DRIF3_0),
  552. PINMUX_IPSR_MSEL(IP1_7_4, HRX3_C, SEL_HSCIF3_2),
  553. PINMUX_IPSR_MSEL(IP1_7_4, VI4_DATA4_A, SEL_VIN4_0),
  554. PINMUX_IPSR_GPSR(IP1_11_8, QSPI1_SSL),
  555. PINMUX_IPSR_MSEL(IP1_11_8, RIF3_SYNC_A, SEL_DRIF3_0),
  556. PINMUX_IPSR_MSEL(IP1_11_8, HSCK3_C, SEL_HSCIF3_2),
  557. PINMUX_IPSR_MSEL(IP1_11_8, VI4_DATA5_A, SEL_VIN4_0),
  558. PINMUX_IPSR_GPSR(IP1_15_12, RPC_INT_N),
  559. PINMUX_IPSR_MSEL(IP1_15_12, RIF3_D0_A, SEL_DRIF3_0),
  560. PINMUX_IPSR_MSEL(IP1_15_12, HCTS3_N_C, SEL_HSCIF3_2),
  561. PINMUX_IPSR_MSEL(IP1_15_12, VI4_DATA6_A, SEL_VIN4_0),
  562. PINMUX_IPSR_GPSR(IP1_19_16, RPC_RESET_N),
  563. PINMUX_IPSR_MSEL(IP1_19_16, RIF3_D1_A, SEL_DRIF3_0),
  564. PINMUX_IPSR_MSEL(IP1_19_16, HRTS3_N_C, SEL_HSCIF3_2),
  565. PINMUX_IPSR_MSEL(IP1_19_16, VI4_DATA7_A, SEL_VIN4_0),
  566. PINMUX_IPSR_GPSR(IP1_23_20, AVB_RD0),
  567. PINMUX_IPSR_GPSR(IP1_27_24, AVB_RD1),
  568. PINMUX_IPSR_GPSR(IP1_31_28, AVB_RD2),
  569. /* IPSR2 */
  570. PINMUX_IPSR_GPSR(IP2_3_0, AVB_TXCREFCLK),
  571. PINMUX_IPSR_GPSR(IP2_7_4, AVB_MDIO),
  572. PINMUX_IPSR_GPSR(IP2_11_8, AVB_MDC),
  573. PINMUX_IPSR_GPSR(IP2_15_12, BS_N),
  574. PINMUX_IPSR_MSEL(IP2_15_12, PWM0_A, SEL_PWM0_0),
  575. PINMUX_IPSR_GPSR(IP2_15_12, AVB_MAGIC),
  576. PINMUX_IPSR_GPSR(IP2_15_12, VI4_CLK),
  577. PINMUX_IPSR_GPSR(IP2_15_12, TX3_C),
  578. PINMUX_IPSR_MSEL(IP2_15_12, VI5_CLK_B, SEL_VIN5_1),
  579. PINMUX_IPSR_GPSR(IP2_19_16, RD_N),
  580. PINMUX_IPSR_MSEL(IP2_19_16, PWM1_A, SEL_PWM1_0),
  581. PINMUX_IPSR_GPSR(IP2_19_16, AVB_LINK),
  582. PINMUX_IPSR_GPSR(IP2_19_16, VI4_FIELD),
  583. PINMUX_IPSR_MSEL(IP2_19_16, RX3_C, SEL_SCIF3_2),
  584. PINMUX_IPSR_GPSR(IP2_19_16, FSCLKST2_N_A),
  585. PINMUX_IPSR_MSEL(IP2_19_16, VI5_DATA0_B, SEL_VIN5_1),
  586. PINMUX_IPSR_GPSR(IP2_23_20, RD_WR_N),
  587. PINMUX_IPSR_MSEL(IP2_23_20, SCL7_A, SEL_I2C7_0),
  588. PINMUX_IPSR_GPSR(IP2_23_20, AVB_AVTP_MATCH),
  589. PINMUX_IPSR_GPSR(IP2_23_20, VI4_VSYNC_N),
  590. PINMUX_IPSR_GPSR(IP2_23_20, TX5_B),
  591. PINMUX_IPSR_MSEL(IP2_23_20, SCK3_C, SEL_SCIF3_2),
  592. PINMUX_IPSR_MSEL(IP2_23_20, PWM5_A, SEL_PWM5_0),
  593. PINMUX_IPSR_GPSR(IP2_27_24, EX_WAIT0),
  594. PINMUX_IPSR_MSEL(IP2_27_24, SDA7_A, SEL_I2C7_0),
  595. PINMUX_IPSR_GPSR(IP2_27_24, AVB_AVTP_CAPTURE),
  596. PINMUX_IPSR_GPSR(IP2_27_24, VI4_HSYNC_N),
  597. PINMUX_IPSR_MSEL(IP2_27_24, RX5_B, SEL_SCIF5_1),
  598. PINMUX_IPSR_MSEL(IP2_27_24, PWM6_A, SEL_PWM6_0),
  599. PINMUX_IPSR_GPSR(IP2_31_28, A0),
  600. PINMUX_IPSR_GPSR(IP2_31_28, IRQ0),
  601. PINMUX_IPSR_MSEL(IP2_31_28, PWM2_A, SEL_PWM2_0),
  602. PINMUX_IPSR_MSEL(IP2_31_28, MSIOF3_SS1_B, SEL_MSIOF3_1),
  603. PINMUX_IPSR_MSEL(IP2_31_28, VI5_CLK_A, SEL_VIN5_0),
  604. PINMUX_IPSR_GPSR(IP2_31_28, DU_CDE),
  605. PINMUX_IPSR_MSEL(IP2_31_28, HRX3_D, SEL_HSCIF3_3),
  606. PINMUX_IPSR_GPSR(IP2_31_28, IERX),
  607. PINMUX_IPSR_GPSR(IP2_31_28, QSTB_QHE),
  608. /* IPSR3 */
  609. PINMUX_IPSR_GPSR(IP3_3_0, A1),
  610. PINMUX_IPSR_GPSR(IP3_3_0, IRQ1),
  611. PINMUX_IPSR_MSEL(IP3_3_0, PWM3_A, SEL_PWM3_0),
  612. PINMUX_IPSR_GPSR(IP3_3_0, DU_DOTCLKIN1),
  613. PINMUX_IPSR_MSEL(IP3_3_0, VI5_DATA0_A, SEL_VIN5_0),
  614. PINMUX_IPSR_GPSR(IP3_3_0, DU_DISP_CDE),
  615. PINMUX_IPSR_MSEL(IP3_3_0, SDA6_B, SEL_I2C6_1),
  616. PINMUX_IPSR_GPSR(IP3_3_0, IETX),
  617. PINMUX_IPSR_GPSR(IP3_3_0, QCPV_QDE),
  618. PINMUX_IPSR_GPSR(IP3_7_4, A2),
  619. PINMUX_IPSR_GPSR(IP3_7_4, IRQ2),
  620. PINMUX_IPSR_GPSR(IP3_7_4, AVB_AVTP_PPS),
  621. PINMUX_IPSR_GPSR(IP3_7_4, VI4_CLKENB),
  622. PINMUX_IPSR_MSEL(IP3_7_4, VI5_DATA1_A, SEL_VIN5_0),
  623. PINMUX_IPSR_GPSR(IP3_7_4, DU_DISP),
  624. PINMUX_IPSR_MSEL(IP3_7_4, SCL6_B, SEL_I2C6_1),
  625. PINMUX_IPSR_GPSR(IP3_7_4, QSTVB_QVE),
  626. PINMUX_IPSR_GPSR(IP3_11_8, A3),
  627. PINMUX_IPSR_MSEL(IP3_11_8, CTS4_N_A, SEL_SCIF4_0),
  628. PINMUX_IPSR_MSEL(IP3_11_8, PWM4_A, SEL_PWM4_0),
  629. PINMUX_IPSR_GPSR(IP3_11_8, VI4_DATA12),
  630. PINMUX_IPSR_GPSR(IP3_11_8, DU_DOTCLKOUT0),
  631. PINMUX_IPSR_GPSR(IP3_11_8, HTX3_D),
  632. PINMUX_IPSR_GPSR(IP3_11_8, IECLK),
  633. PINMUX_IPSR_GPSR(IP3_11_8, LCDOUT12),
  634. PINMUX_IPSR_GPSR(IP3_15_12, A4),
  635. PINMUX_IPSR_MSEL(IP3_15_12, RTS4_N_A, SEL_SCIF4_0),
  636. PINMUX_IPSR_MSEL(IP3_15_12, MSIOF3_SYNC_B, SEL_MSIOF3_1),
  637. PINMUX_IPSR_GPSR(IP3_15_12, VI4_DATA8),
  638. PINMUX_IPSR_MSEL(IP3_15_12, PWM2_B, SEL_PWM2_1),
  639. PINMUX_IPSR_GPSR(IP3_15_12, DU_DG4),
  640. PINMUX_IPSR_MSEL(IP3_15_12, RIF2_CLK_B, SEL_DRIF2_1),
  641. PINMUX_IPSR_GPSR(IP3_19_16, A5),
  642. PINMUX_IPSR_MSEL(IP3_19_16, SCK4_A, SEL_SCIF4_0),
  643. PINMUX_IPSR_MSEL(IP3_19_16, MSIOF3_SCK_B, SEL_MSIOF3_1),
  644. PINMUX_IPSR_GPSR(IP3_19_16, VI4_DATA9),
  645. PINMUX_IPSR_MSEL(IP3_19_16, PWM3_B, SEL_PWM3_1),
  646. PINMUX_IPSR_MSEL(IP3_19_16, RIF2_SYNC_B, SEL_DRIF2_1),
  647. PINMUX_IPSR_GPSR(IP3_19_16, QPOLA),
  648. PINMUX_IPSR_GPSR(IP3_23_20, A6),
  649. PINMUX_IPSR_MSEL(IP3_23_20, RX4_A, SEL_SCIF4_0),
  650. PINMUX_IPSR_MSEL(IP3_23_20, MSIOF3_RXD_B, SEL_MSIOF3_1),
  651. PINMUX_IPSR_GPSR(IP3_23_20, VI4_DATA10),
  652. PINMUX_IPSR_MSEL(IP3_23_20, RIF2_D0_B, SEL_DRIF2_1),
  653. PINMUX_IPSR_GPSR(IP3_27_24, A7),
  654. PINMUX_IPSR_GPSR(IP3_27_24, TX4_A),
  655. PINMUX_IPSR_GPSR(IP3_27_24, MSIOF3_TXD_B),
  656. PINMUX_IPSR_GPSR(IP3_27_24, VI4_DATA11),
  657. PINMUX_IPSR_MSEL(IP3_27_24, RIF2_D1_B, SEL_DRIF2_1),
  658. PINMUX_IPSR_GPSR(IP3_31_28, A8),
  659. PINMUX_IPSR_MSEL(IP3_31_28, SDA6_A, SEL_I2C6_0),
  660. PINMUX_IPSR_MSEL(IP3_31_28, RX3_B, SEL_SCIF3_1),
  661. PINMUX_IPSR_MSEL(IP3_31_28, HRX4_C, SEL_HSCIF4_2),
  662. PINMUX_IPSR_MSEL(IP3_31_28, VI5_HSYNC_N_A, SEL_VIN5_0),
  663. PINMUX_IPSR_GPSR(IP3_31_28, DU_HSYNC),
  664. PINMUX_IPSR_MSEL(IP3_31_28, VI4_DATA0_B, SEL_VIN4_1),
  665. PINMUX_IPSR_GPSR(IP3_31_28, QSTH_QHS),
  666. /* IPSR4 */
  667. PINMUX_IPSR_GPSR(IP4_3_0, A9),
  668. PINMUX_IPSR_GPSR(IP4_3_0, TX5_A),
  669. PINMUX_IPSR_GPSR(IP4_3_0, IRQ3),
  670. PINMUX_IPSR_GPSR(IP4_3_0, VI4_DATA16),
  671. PINMUX_IPSR_MSEL(IP4_3_0, VI5_VSYNC_N_A, SEL_VIN5_0),
  672. PINMUX_IPSR_GPSR(IP4_3_0, DU_DG7),
  673. PINMUX_IPSR_GPSR(IP4_3_0, LCDOUT15),
  674. PINMUX_IPSR_GPSR(IP4_7_4, A10),
  675. PINMUX_IPSR_GPSR(IP4_7_4, IRQ4),
  676. PINMUX_IPSR_MSEL(IP4_7_4, MSIOF2_SYNC_B, SEL_MSIOF2_1),
  677. PINMUX_IPSR_GPSR(IP4_7_4, VI4_DATA13),
  678. PINMUX_IPSR_MSEL(IP4_7_4, VI5_FIELD_A, SEL_VIN5_0),
  679. PINMUX_IPSR_GPSR(IP4_7_4, DU_DG5),
  680. PINMUX_IPSR_GPSR(IP4_7_4, FSCLKST2_N_B),
  681. PINMUX_IPSR_GPSR(IP4_7_4, LCDOUT13),
  682. PINMUX_IPSR_GPSR(IP4_11_8, A11),
  683. PINMUX_IPSR_MSEL(IP4_11_8, SCL6_A, SEL_I2C6_0),
  684. PINMUX_IPSR_GPSR(IP4_11_8, TX3_B),
  685. PINMUX_IPSR_GPSR(IP4_11_8, HTX4_C),
  686. PINMUX_IPSR_GPSR(IP4_11_8, DU_VSYNC),
  687. PINMUX_IPSR_MSEL(IP4_11_8, VI4_DATA1_B, SEL_VIN4_1),
  688. PINMUX_IPSR_GPSR(IP4_11_8, QSTVA_QVS),
  689. PINMUX_IPSR_GPSR(IP4_15_12, A12),
  690. PINMUX_IPSR_MSEL(IP4_15_12, RX5_A, SEL_SCIF5_0),
  691. PINMUX_IPSR_GPSR(IP4_15_12, MSIOF2_SS2_B),
  692. PINMUX_IPSR_GPSR(IP4_15_12, VI4_DATA17),
  693. PINMUX_IPSR_MSEL(IP4_15_12, VI5_DATA3_A, SEL_VIN5_0),
  694. PINMUX_IPSR_GPSR(IP4_15_12, DU_DG6),
  695. PINMUX_IPSR_GPSR(IP4_15_12, LCDOUT14),
  696. PINMUX_IPSR_GPSR(IP4_19_16, A13),
  697. PINMUX_IPSR_MSEL(IP4_19_16, SCK5_A, SEL_SCIF5_0),
  698. PINMUX_IPSR_MSEL(IP4_19_16, MSIOF2_SCK_B, SEL_MSIOF2_1),
  699. PINMUX_IPSR_GPSR(IP4_19_16, VI4_DATA14),
  700. PINMUX_IPSR_MSEL(IP4_19_16, HRX4_D, SEL_HSCIF4_3),
  701. PINMUX_IPSR_GPSR(IP4_19_16, DU_DB2),
  702. PINMUX_IPSR_GPSR(IP4_19_16, LCDOUT2),
  703. PINMUX_IPSR_GPSR(IP4_23_20, A14),
  704. PINMUX_IPSR_GPSR(IP4_23_20, MSIOF1_SS1),
  705. PINMUX_IPSR_MSEL(IP4_23_20, MSIOF2_RXD_B, SEL_MSIOF2_1),
  706. PINMUX_IPSR_GPSR(IP4_23_20, VI4_DATA15),
  707. PINMUX_IPSR_GPSR(IP4_23_20, HTX4_D),
  708. PINMUX_IPSR_GPSR(IP4_23_20, DU_DB3),
  709. PINMUX_IPSR_GPSR(IP4_23_20, LCDOUT3),
  710. PINMUX_IPSR_GPSR(IP4_27_24, A15),
  711. PINMUX_IPSR_GPSR(IP4_27_24, MSIOF1_SS2),
  712. PINMUX_IPSR_GPSR(IP4_27_24, MSIOF2_TXD_B),
  713. PINMUX_IPSR_GPSR(IP4_27_24, VI4_DATA18),
  714. PINMUX_IPSR_MSEL(IP4_27_24, VI5_DATA4_A, SEL_VIN5_0),
  715. PINMUX_IPSR_GPSR(IP4_27_24, DU_DB4),
  716. PINMUX_IPSR_GPSR(IP4_27_24, LCDOUT4),
  717. PINMUX_IPSR_GPSR(IP4_31_28, A16),
  718. PINMUX_IPSR_GPSR(IP4_31_28, MSIOF1_SYNC),
  719. PINMUX_IPSR_GPSR(IP4_31_28, MSIOF2_SS1_B),
  720. PINMUX_IPSR_GPSR(IP4_31_28, VI4_DATA19),
  721. PINMUX_IPSR_MSEL(IP4_31_28, VI5_DATA5_A, SEL_VIN5_0),
  722. PINMUX_IPSR_GPSR(IP4_31_28, DU_DB5),
  723. PINMUX_IPSR_GPSR(IP4_31_28, LCDOUT5),
  724. /* IPSR5 */
  725. PINMUX_IPSR_GPSR(IP5_3_0, A17),
  726. PINMUX_IPSR_GPSR(IP5_3_0, MSIOF1_RXD),
  727. PINMUX_IPSR_GPSR(IP5_3_0, VI4_DATA20),
  728. PINMUX_IPSR_MSEL(IP5_3_0, VI5_DATA6_A, SEL_VIN5_0),
  729. PINMUX_IPSR_GPSR(IP5_3_0, DU_DB6),
  730. PINMUX_IPSR_GPSR(IP5_3_0, LCDOUT6),
  731. PINMUX_IPSR_GPSR(IP5_7_4, A18),
  732. PINMUX_IPSR_GPSR(IP5_7_4, MSIOF1_TXD),
  733. PINMUX_IPSR_GPSR(IP5_7_4, VI4_DATA21),
  734. PINMUX_IPSR_MSEL(IP5_7_4, VI5_DATA7_A, SEL_VIN5_0),
  735. PINMUX_IPSR_GPSR(IP5_7_4, DU_DB0),
  736. PINMUX_IPSR_MSEL(IP5_7_4, HRX4_E, SEL_HSCIF4_4),
  737. PINMUX_IPSR_GPSR(IP5_7_4, LCDOUT0),
  738. PINMUX_IPSR_GPSR(IP5_11_8, A19),
  739. PINMUX_IPSR_GPSR(IP5_11_8, MSIOF1_SCK),
  740. PINMUX_IPSR_GPSR(IP5_11_8, VI4_DATA22),
  741. PINMUX_IPSR_MSEL(IP5_11_8, VI5_DATA2_A, SEL_VIN5_0),
  742. PINMUX_IPSR_GPSR(IP5_11_8, DU_DB1),
  743. PINMUX_IPSR_GPSR(IP5_11_8, HTX4_E),
  744. PINMUX_IPSR_GPSR(IP5_11_8, LCDOUT1),
  745. PINMUX_IPSR_GPSR(IP5_15_12, CS0_N),
  746. PINMUX_IPSR_GPSR(IP5_15_12, SCL5),
  747. PINMUX_IPSR_GPSR(IP5_15_12, DU_DR0),
  748. PINMUX_IPSR_MSEL(IP5_15_12, VI4_DATA2_B, SEL_VIN4_1),
  749. PINMUX_IPSR_GPSR(IP5_15_12, LCDOUT16),
  750. PINMUX_IPSR_GPSR(IP5_19_16, WE0_N),
  751. PINMUX_IPSR_GPSR(IP5_19_16, SDA5),
  752. PINMUX_IPSR_GPSR(IP5_19_16, DU_DR1),
  753. PINMUX_IPSR_MSEL(IP5_19_16, VI4_DATA3_B, SEL_VIN4_1),
  754. PINMUX_IPSR_GPSR(IP5_19_16, LCDOUT17),
  755. PINMUX_IPSR_GPSR(IP5_23_20, D0),
  756. PINMUX_IPSR_MSEL(IP5_23_20, MSIOF3_SCK_A, SEL_MSIOF3_0),
  757. PINMUX_IPSR_GPSR(IP5_23_20, DU_DR2),
  758. PINMUX_IPSR_MSEL(IP5_23_20, CTS4_N_C, SEL_SCIF4_2),
  759. PINMUX_IPSR_GPSR(IP5_23_20, LCDOUT18),
  760. PINMUX_IPSR_GPSR(IP5_27_24, D1),
  761. PINMUX_IPSR_MSEL(IP5_27_24, MSIOF3_SYNC_A, SEL_MSIOF3_0),
  762. PINMUX_IPSR_MSEL(IP5_27_24, SCK3_A, SEL_SCIF3_0),
  763. PINMUX_IPSR_GPSR(IP5_27_24, VI4_DATA23),
  764. PINMUX_IPSR_MSEL(IP5_27_24, VI5_CLKENB_A, SEL_VIN5_0),
  765. PINMUX_IPSR_GPSR(IP5_27_24, DU_DB7),
  766. PINMUX_IPSR_MSEL(IP5_27_24, RTS4_N_C, SEL_SCIF4_2),
  767. PINMUX_IPSR_GPSR(IP5_27_24, LCDOUT7),
  768. PINMUX_IPSR_GPSR(IP5_31_28, D2),
  769. PINMUX_IPSR_MSEL(IP5_31_28, MSIOF3_RXD_A, SEL_MSIOF3_0),
  770. PINMUX_IPSR_MSEL(IP5_31_28, RX5_C, SEL_SCIF5_2),
  771. PINMUX_IPSR_MSEL(IP5_31_28, VI5_DATA14_A, SEL_VIN5_0),
  772. PINMUX_IPSR_GPSR(IP5_31_28, DU_DR3),
  773. PINMUX_IPSR_MSEL(IP5_31_28, RX4_C, SEL_SCIF4_2),
  774. PINMUX_IPSR_GPSR(IP5_31_28, LCDOUT19),
  775. /* IPSR6 */
  776. PINMUX_IPSR_GPSR(IP6_3_0, D3),
  777. PINMUX_IPSR_GPSR(IP6_3_0, MSIOF3_TXD_A),
  778. PINMUX_IPSR_GPSR(IP6_3_0, TX5_C),
  779. PINMUX_IPSR_MSEL(IP6_3_0, VI5_DATA15_A, SEL_VIN5_0),
  780. PINMUX_IPSR_GPSR(IP6_3_0, DU_DR4),
  781. PINMUX_IPSR_GPSR(IP6_3_0, TX4_C),
  782. PINMUX_IPSR_GPSR(IP6_3_0, LCDOUT20),
  783. PINMUX_IPSR_GPSR(IP6_7_4, D4),
  784. PINMUX_IPSR_GPSR(IP6_7_4, CANFD1_TX),
  785. PINMUX_IPSR_MSEL(IP6_7_4, HSCK3_B, SEL_HSCIF3_1),
  786. PINMUX_IPSR_GPSR(IP6_7_4, CAN1_TX),
  787. PINMUX_IPSR_MSEL(IP6_7_4, RTS3_N_A, SEL_SCIF3_0),
  788. PINMUX_IPSR_GPSR(IP6_7_4, MSIOF3_SS2_A),
  789. PINMUX_IPSR_MSEL(IP6_7_4, VI5_DATA1_B, SEL_VIN5_1),
  790. PINMUX_IPSR_GPSR(IP6_11_8, D5),
  791. PINMUX_IPSR_MSEL(IP6_11_8, RX3_A, SEL_SCIF3_0),
  792. PINMUX_IPSR_MSEL(IP6_11_8, HRX3_B, SEL_HSCIF3_1),
  793. PINMUX_IPSR_GPSR(IP6_11_8, DU_DR5),
  794. PINMUX_IPSR_MSEL(IP6_11_8, VI4_DATA4_B, SEL_VIN4_1),
  795. PINMUX_IPSR_GPSR(IP6_11_8, LCDOUT21),
  796. PINMUX_IPSR_GPSR(IP6_15_12, D6),
  797. PINMUX_IPSR_GPSR(IP6_15_12, TX3_A),
  798. PINMUX_IPSR_GPSR(IP6_15_12, HTX3_B),
  799. PINMUX_IPSR_GPSR(IP6_15_12, DU_DR6),
  800. PINMUX_IPSR_MSEL(IP6_15_12, VI4_DATA5_B, SEL_VIN4_1),
  801. PINMUX_IPSR_GPSR(IP6_15_12, LCDOUT22),
  802. PINMUX_IPSR_GPSR(IP6_19_16, D7),
  803. PINMUX_IPSR_GPSR(IP6_19_16, CANFD1_RX),
  804. PINMUX_IPSR_GPSR(IP6_19_16, IRQ5),
  805. PINMUX_IPSR_GPSR(IP6_19_16, CAN1_RX),
  806. PINMUX_IPSR_MSEL(IP6_19_16, CTS3_N_A, SEL_SCIF3_0),
  807. PINMUX_IPSR_MSEL(IP6_19_16, VI5_DATA2_B, SEL_VIN5_1),
  808. PINMUX_IPSR_GPSR(IP6_23_20, D8),
  809. PINMUX_IPSR_MSEL(IP6_23_20, MSIOF2_SCK_A, SEL_MSIOF2_0),
  810. PINMUX_IPSR_MSEL(IP6_23_20, SCK4_B, SEL_SCIF4_1),
  811. PINMUX_IPSR_MSEL(IP6_23_20, VI5_DATA12_A, SEL_VIN5_0),
  812. PINMUX_IPSR_GPSR(IP6_23_20, DU_DR7),
  813. PINMUX_IPSR_MSEL(IP6_23_20, RIF3_CLK_B, SEL_DRIF3_1),
  814. PINMUX_IPSR_MSEL(IP6_23_20, HCTS3_N_E, SEL_HSCIF3_4),
  815. PINMUX_IPSR_GPSR(IP6_23_20, LCDOUT23),
  816. PINMUX_IPSR_GPSR(IP6_27_24, D9),
  817. PINMUX_IPSR_MSEL(IP6_27_24, MSIOF2_SYNC_A, SEL_MSIOF2_0),
  818. PINMUX_IPSR_MSEL(IP6_27_24, VI5_DATA10_A, SEL_VIN5_0),
  819. PINMUX_IPSR_GPSR(IP6_27_24, DU_DG0),
  820. PINMUX_IPSR_MSEL(IP6_27_24, RIF3_SYNC_B, SEL_DRIF3_1),
  821. PINMUX_IPSR_MSEL(IP6_27_24, HRX3_E, SEL_HSCIF3_4),
  822. PINMUX_IPSR_GPSR(IP6_27_24, LCDOUT8),
  823. PINMUX_IPSR_GPSR(IP6_31_28, D10),
  824. PINMUX_IPSR_MSEL(IP6_31_28, MSIOF2_RXD_A, SEL_MSIOF2_0),
  825. PINMUX_IPSR_MSEL(IP6_31_28, VI5_DATA13_A, SEL_VIN5_0),
  826. PINMUX_IPSR_GPSR(IP6_31_28, DU_DG1),
  827. PINMUX_IPSR_MSEL(IP6_31_28, RIF3_D0_B, SEL_DRIF3_1),
  828. PINMUX_IPSR_GPSR(IP6_31_28, HTX3_E),
  829. PINMUX_IPSR_GPSR(IP6_31_28, LCDOUT9),
  830. /* IPSR7 */
  831. PINMUX_IPSR_GPSR(IP7_3_0, D11),
  832. PINMUX_IPSR_GPSR(IP7_3_0, MSIOF2_TXD_A),
  833. PINMUX_IPSR_MSEL(IP7_3_0, VI5_DATA11_A, SEL_VIN5_0),
  834. PINMUX_IPSR_GPSR(IP7_3_0, DU_DG2),
  835. PINMUX_IPSR_MSEL(IP7_3_0, RIF3_D1_B, SEL_DRIF3_1),
  836. PINMUX_IPSR_MSEL(IP7_3_0, HRTS3_N_E, SEL_HSCIF3_4),
  837. PINMUX_IPSR_GPSR(IP7_3_0, LCDOUT10),
  838. PINMUX_IPSR_GPSR(IP7_7_4, D12),
  839. PINMUX_IPSR_GPSR(IP7_7_4, CANFD0_TX),
  840. PINMUX_IPSR_GPSR(IP7_7_4, TX4_B),
  841. PINMUX_IPSR_GPSR(IP7_7_4, CAN0_TX),
  842. PINMUX_IPSR_MSEL(IP7_7_4, VI5_DATA8_A, SEL_VIN5_0),
  843. PINMUX_IPSR_MSEL(IP7_7_4, VI5_DATA3_B, SEL_VIN5_1),
  844. PINMUX_IPSR_GPSR(IP7_11_8, D13),
  845. PINMUX_IPSR_GPSR(IP7_11_8, CANFD0_RX),
  846. PINMUX_IPSR_MSEL(IP7_11_8, RX4_B, SEL_SCIF4_1),
  847. PINMUX_IPSR_GPSR(IP7_11_8, CAN0_RX),
  848. PINMUX_IPSR_MSEL(IP7_11_8, VI5_DATA9_A, SEL_VIN5_0),
  849. PINMUX_IPSR_MSEL(IP7_11_8, SCL7_B, SEL_I2C7_1),
  850. PINMUX_IPSR_MSEL(IP7_11_8, VI5_DATA4_B, SEL_VIN5_1),
  851. PINMUX_IPSR_GPSR(IP7_15_12, D14),
  852. PINMUX_IPSR_GPSR(IP7_15_12, CAN_CLK),
  853. PINMUX_IPSR_MSEL(IP7_15_12, HRX3_A, SEL_HSCIF3_0),
  854. PINMUX_IPSR_GPSR(IP7_15_12, MSIOF2_SS2_A),
  855. PINMUX_IPSR_MSEL(IP7_15_12, SDA7_B, SEL_I2C7_1),
  856. PINMUX_IPSR_MSEL(IP7_15_12, VI5_DATA5_B, SEL_VIN5_1),
  857. PINMUX_IPSR_GPSR(IP7_19_16, D15),
  858. PINMUX_IPSR_GPSR(IP7_19_16, MSIOF2_SS1_A),
  859. PINMUX_IPSR_GPSR(IP7_19_16, HTX3_A),
  860. PINMUX_IPSR_GPSR(IP7_19_16, MSIOF3_SS1_A),
  861. PINMUX_IPSR_GPSR(IP7_19_16, DU_DG3),
  862. PINMUX_IPSR_GPSR(IP7_19_16, LCDOUT11),
  863. PINMUX_IPSR_GPSR(IP7_23_20, SCL4),
  864. PINMUX_IPSR_GPSR(IP7_23_20, CS1_N_A26),
  865. PINMUX_IPSR_GPSR(IP7_23_20, DU_DOTCLKIN0),
  866. PINMUX_IPSR_MSEL(IP7_23_20, VI4_DATA6_B, SEL_VIN4_1),
  867. PINMUX_IPSR_MSEL(IP7_23_20, VI5_DATA6_B, SEL_VIN5_1),
  868. PINMUX_IPSR_GPSR(IP7_23_20, QCLK),
  869. PINMUX_IPSR_GPSR(IP7_27_24, SDA4),
  870. PINMUX_IPSR_GPSR(IP7_27_24, WE1_N),
  871. PINMUX_IPSR_MSEL(IP7_27_24, VI4_DATA7_B, SEL_VIN4_1),
  872. PINMUX_IPSR_MSEL(IP7_27_24, VI5_DATA7_B, SEL_VIN5_1),
  873. PINMUX_IPSR_GPSR(IP7_27_24, QPOLB),
  874. PINMUX_IPSR_GPSR(IP7_31_28, SD0_CLK),
  875. PINMUX_IPSR_GPSR(IP7_31_28, NFDATA8),
  876. PINMUX_IPSR_MSEL(IP7_31_28, SCL1_C, SEL_I2C1_2),
  877. PINMUX_IPSR_MSEL(IP7_31_28, HSCK1_B, SEL_HSCIF1_1),
  878. PINMUX_IPSR_MSEL(IP7_31_28, SDA2_E, SEL_I2C2_4),
  879. PINMUX_IPSR_MSEL(IP7_31_28, FMCLK_B, SEL_FM_1),
  880. /* IPSR8 */
  881. PINMUX_IPSR_GPSR(IP8_3_0, SD0_CMD),
  882. PINMUX_IPSR_GPSR(IP8_3_0, NFDATA9),
  883. PINMUX_IPSR_MSEL(IP8_3_0, HRX1_B, SEL_HSCIF1_1),
  884. PINMUX_IPSR_MSEL(IP8_3_0, SPEEDIN_B, SEL_SPEED_PULSE_IF_1),
  885. PINMUX_IPSR_GPSR(IP8_7_4, SD0_DAT0),
  886. PINMUX_IPSR_GPSR(IP8_7_4, NFDATA10),
  887. PINMUX_IPSR_GPSR(IP8_7_4, HTX1_B),
  888. PINMUX_IPSR_MSEL(IP8_7_4, REMOCON_B, SEL_REMOCON_1),
  889. PINMUX_IPSR_GPSR(IP8_11_8, SD0_DAT1),
  890. PINMUX_IPSR_GPSR(IP8_11_8, NFDATA11),
  891. PINMUX_IPSR_MSEL(IP8_11_8, SDA2_C, SEL_I2C2_2),
  892. PINMUX_IPSR_MSEL(IP8_11_8, HCTS1_N_B, SEL_HSCIF1_1),
  893. PINMUX_IPSR_MSEL(IP8_11_8, FMIN_B, SEL_FM_1),
  894. PINMUX_IPSR_GPSR(IP8_15_12, SD0_DAT2),
  895. PINMUX_IPSR_GPSR(IP8_15_12, NFDATA12),
  896. PINMUX_IPSR_MSEL(IP8_15_12, SCL2_C, SEL_I2C2_2),
  897. PINMUX_IPSR_MSEL(IP8_15_12, HRTS1_N_B, SEL_HSCIF1_1),
  898. PINMUX_IPSR_GPSR(IP8_15_12, BPFCLK_B),
  899. PINMUX_IPSR_GPSR(IP8_19_16, SD0_DAT3),
  900. PINMUX_IPSR_GPSR(IP8_19_16, NFDATA13),
  901. PINMUX_IPSR_MSEL(IP8_19_16, SDA1_C, SEL_I2C1_2),
  902. PINMUX_IPSR_MSEL(IP8_19_16, SCL2_E, SEL_I2C2_4),
  903. PINMUX_IPSR_MSEL(IP8_19_16, SPEEDIN_C, SEL_SPEED_PULSE_IF_2),
  904. PINMUX_IPSR_MSEL(IP8_19_16, REMOCON_C, SEL_REMOCON_2),
  905. PINMUX_IPSR_GPSR(IP8_23_20, SD1_CLK),
  906. PINMUX_IPSR_MSEL(IP8_23_20, NFDATA14_B, SEL_NDF_1),
  907. PINMUX_IPSR_GPSR(IP8_27_24, SD1_CMD),
  908. PINMUX_IPSR_MSEL(IP8_27_24, NFDATA15_B, SEL_NDF_1),
  909. PINMUX_IPSR_GPSR(IP8_31_28, SD1_DAT0),
  910. PINMUX_IPSR_MSEL(IP8_31_28, NFWP_N_B, SEL_NDF_1),
  911. /* IPSR9 */
  912. PINMUX_IPSR_GPSR(IP9_3_0, SD1_DAT1),
  913. PINMUX_IPSR_MSEL(IP9_3_0, NFCE_N_B, SEL_NDF_1),
  914. PINMUX_IPSR_GPSR(IP9_7_4, SD1_DAT2),
  915. PINMUX_IPSR_MSEL(IP9_7_4, NFALE_B, SEL_NDF_1),
  916. PINMUX_IPSR_GPSR(IP9_11_8, SD1_DAT3),
  917. PINMUX_IPSR_MSEL(IP9_11_8, NFRB_N_B, SEL_NDF_1),
  918. PINMUX_IPSR_GPSR(IP9_15_12, SD3_CLK),
  919. PINMUX_IPSR_GPSR(IP9_15_12, NFWE_N),
  920. PINMUX_IPSR_GPSR(IP9_19_16, SD3_CMD),
  921. PINMUX_IPSR_GPSR(IP9_19_16, NFRE_N),
  922. PINMUX_IPSR_GPSR(IP9_23_20, SD3_DAT0),
  923. PINMUX_IPSR_GPSR(IP9_23_20, NFDATA0),
  924. PINMUX_IPSR_GPSR(IP9_27_24, SD3_DAT1),
  925. PINMUX_IPSR_GPSR(IP9_27_24, NFDATA1),
  926. PINMUX_IPSR_GPSR(IP9_31_28, SD3_DAT2),
  927. PINMUX_IPSR_GPSR(IP9_31_28, NFDATA2),
  928. /* IPSR10 */
  929. PINMUX_IPSR_GPSR(IP10_3_0, SD3_DAT3),
  930. PINMUX_IPSR_GPSR(IP10_3_0, NFDATA3),
  931. PINMUX_IPSR_GPSR(IP10_7_4, SD3_DAT4),
  932. PINMUX_IPSR_GPSR(IP10_7_4, NFDATA4),
  933. PINMUX_IPSR_GPSR(IP10_11_8, SD3_DAT5),
  934. PINMUX_IPSR_GPSR(IP10_11_8, NFDATA5),
  935. PINMUX_IPSR_GPSR(IP10_15_12, SD3_DAT6),
  936. PINMUX_IPSR_GPSR(IP10_15_12, NFDATA6),
  937. PINMUX_IPSR_GPSR(IP10_19_16, SD3_DAT7),
  938. PINMUX_IPSR_GPSR(IP10_19_16, NFDATA7),
  939. PINMUX_IPSR_GPSR(IP10_23_20, SD3_DS),
  940. PINMUX_IPSR_GPSR(IP10_23_20, NFCLE),
  941. PINMUX_IPSR_GPSR(IP10_27_24, SD0_CD),
  942. PINMUX_IPSR_MSEL(IP10_27_24, NFALE_A, SEL_NDF_0),
  943. PINMUX_IPSR_GPSR(IP10_27_24, SD3_CD),
  944. PINMUX_IPSR_MSEL(IP10_27_24, RIF0_CLK_B, SEL_DRIF0_1),
  945. PINMUX_IPSR_MSEL(IP10_27_24, SCL2_B, SEL_I2C2_1),
  946. PINMUX_IPSR_MSEL(IP10_27_24, TCLK1_A, SEL_TIMER_TMU_0),
  947. PINMUX_IPSR_MSEL(IP10_27_24, SSI_SCK2_B, SEL_SSI2_1),
  948. PINMUX_IPSR_GPSR(IP10_27_24, TS_SCK0),
  949. PINMUX_IPSR_GPSR(IP10_31_28, SD0_WP),
  950. PINMUX_IPSR_MSEL(IP10_31_28, NFRB_N_A, SEL_NDF_0),
  951. PINMUX_IPSR_GPSR(IP10_31_28, SD3_WP),
  952. PINMUX_IPSR_MSEL(IP10_31_28, RIF0_D0_B, SEL_DRIF0_1),
  953. PINMUX_IPSR_MSEL(IP10_31_28, SDA2_B, SEL_I2C2_1),
  954. PINMUX_IPSR_MSEL(IP10_31_28, TCLK2_A, SEL_TIMER_TMU_0),
  955. PINMUX_IPSR_MSEL(IP10_31_28, SSI_WS2_B, SEL_SSI2_1),
  956. PINMUX_IPSR_GPSR(IP10_31_28, TS_SDAT0),
  957. /* IPSR11 */
  958. PINMUX_IPSR_GPSR(IP11_3_0, SD1_CD),
  959. PINMUX_IPSR_MSEL(IP11_3_0, NFCE_N_A, SEL_NDF_0),
  960. PINMUX_IPSR_GPSR(IP11_3_0, SSI_SCK1),
  961. PINMUX_IPSR_MSEL(IP11_3_0, RIF0_D1_B, SEL_DRIF0_1),
  962. PINMUX_IPSR_GPSR(IP11_3_0, TS_SDEN0),
  963. PINMUX_IPSR_GPSR(IP11_7_4, SD1_WP),
  964. PINMUX_IPSR_MSEL(IP11_7_4, NFWP_N_A, SEL_NDF_0),
  965. PINMUX_IPSR_GPSR(IP11_7_4, SSI_WS1),
  966. PINMUX_IPSR_MSEL(IP11_7_4, RIF0_SYNC_B, SEL_DRIF0_1),
  967. PINMUX_IPSR_GPSR(IP11_7_4, TS_SPSYNC0),
  968. PINMUX_IPSR_MSEL(IP11_11_8, RX0_A, SEL_SCIF0_0),
  969. PINMUX_IPSR_MSEL(IP11_11_8, HRX1_A, SEL_HSCIF1_0),
  970. PINMUX_IPSR_MSEL(IP11_11_8, SSI_SCK2_A, SEL_SSI2_0),
  971. PINMUX_IPSR_GPSR(IP11_11_8, RIF1_SYNC),
  972. PINMUX_IPSR_GPSR(IP11_11_8, TS_SCK1),
  973. PINMUX_IPSR_MSEL(IP11_15_12, TX0_A, SEL_SCIF0_0),
  974. PINMUX_IPSR_GPSR(IP11_15_12, HTX1_A),
  975. PINMUX_IPSR_MSEL(IP11_15_12, SSI_WS2_A, SEL_SSI2_0),
  976. PINMUX_IPSR_GPSR(IP11_15_12, RIF1_D0),
  977. PINMUX_IPSR_GPSR(IP11_15_12, TS_SDAT1),
  978. PINMUX_IPSR_MSEL(IP11_19_16, CTS0_N_A, SEL_SCIF0_0),
  979. PINMUX_IPSR_MSEL(IP11_19_16, NFDATA14_A, SEL_NDF_0),
  980. PINMUX_IPSR_GPSR(IP11_19_16, AUDIO_CLKOUT_A),
  981. PINMUX_IPSR_GPSR(IP11_19_16, RIF1_D1),
  982. PINMUX_IPSR_MSEL(IP11_19_16, SCIF_CLK_A, SEL_SCIF_0),
  983. PINMUX_IPSR_MSEL(IP11_19_16, FMCLK_A, SEL_FM_0),
  984. PINMUX_IPSR_MSEL(IP11_23_20, RTS0_N_A, SEL_SCIF0_0),
  985. PINMUX_IPSR_MSEL(IP11_23_20, NFDATA15_A, SEL_NDF_0),
  986. PINMUX_IPSR_GPSR(IP11_23_20, AUDIO_CLKOUT1_A),
  987. PINMUX_IPSR_GPSR(IP11_23_20, RIF1_CLK),
  988. PINMUX_IPSR_MSEL(IP11_23_20, SCL2_A, SEL_I2C2_0),
  989. PINMUX_IPSR_MSEL(IP11_23_20, FMIN_A, SEL_FM_0),
  990. PINMUX_IPSR_MSEL(IP11_27_24, SCK0_A, SEL_SCIF0_0),
  991. PINMUX_IPSR_MSEL(IP11_27_24, HSCK1_A, SEL_HSCIF1_0),
  992. PINMUX_IPSR_GPSR(IP11_27_24, USB3HS0_ID),
  993. PINMUX_IPSR_GPSR(IP11_27_24, RTS1_N),
  994. PINMUX_IPSR_MSEL(IP11_27_24, SDA2_A, SEL_I2C2_0),
  995. PINMUX_IPSR_MSEL(IP11_27_24, FMCLK_C, SEL_FM_2),
  996. PINMUX_IPSR_GPSR(IP11_27_24, USB0_ID),
  997. PINMUX_IPSR_GPSR(IP11_31_28, RX1),
  998. PINMUX_IPSR_MSEL(IP11_31_28, HRX2_B, SEL_HSCIF2_1),
  999. PINMUX_IPSR_MSEL(IP11_31_28, SSI_SCK9_B, SEL_SSI9_1),
  1000. PINMUX_IPSR_GPSR(IP11_31_28, AUDIO_CLKOUT1_B),
  1001. /* IPSR12 */
  1002. PINMUX_IPSR_GPSR(IP12_3_0, TX1),
  1003. PINMUX_IPSR_GPSR(IP12_3_0, HTX2_B),
  1004. PINMUX_IPSR_MSEL(IP12_3_0, SSI_WS9_B, SEL_SSI9_1),
  1005. PINMUX_IPSR_GPSR(IP12_3_0, AUDIO_CLKOUT3_B),
  1006. PINMUX_IPSR_MSEL(IP12_7_4, SCK2_A, SEL_SCIF2_0),
  1007. PINMUX_IPSR_MSEL(IP12_7_4, HSCK0_A, SEL_HSCIF0_0),
  1008. PINMUX_IPSR_MSEL(IP12_7_4, AUDIO_CLKB_A, SEL_ADGB_0),
  1009. PINMUX_IPSR_GPSR(IP12_7_4, CTS1_N),
  1010. PINMUX_IPSR_MSEL(IP12_7_4, RIF0_CLK_A, SEL_DRIF0_0),
  1011. PINMUX_IPSR_MSEL(IP12_7_4, REMOCON_A, SEL_REMOCON_0),
  1012. PINMUX_IPSR_MSEL(IP12_7_4, SCIF_CLK_B, SEL_SCIF_1),
  1013. PINMUX_IPSR_MSEL(IP12_11_8, TX2_A, SEL_SCIF2_0),
  1014. PINMUX_IPSR_MSEL(IP12_11_8, HRX0_A, SEL_HSCIF0_0),
  1015. PINMUX_IPSR_GPSR(IP12_11_8, AUDIO_CLKOUT2_A),
  1016. PINMUX_IPSR_MSEL(IP12_11_8, SCL1_A, SEL_I2C1_0),
  1017. PINMUX_IPSR_MSEL(IP12_11_8, FSO_CFE_0_N_A, SEL_FSO_0),
  1018. PINMUX_IPSR_GPSR(IP12_11_8, TS_SDEN1),
  1019. PINMUX_IPSR_MSEL(IP12_15_12, RX2_A, SEL_SCIF2_0),
  1020. PINMUX_IPSR_GPSR(IP12_15_12, HTX0_A),
  1021. PINMUX_IPSR_GPSR(IP12_15_12, AUDIO_CLKOUT3_A),
  1022. PINMUX_IPSR_MSEL(IP12_15_12, SDA1_A, SEL_I2C1_0),
  1023. PINMUX_IPSR_MSEL(IP12_15_12, FSO_CFE_1_N_A, SEL_FSO_0),
  1024. PINMUX_IPSR_GPSR(IP12_15_12, TS_SPSYNC1),
  1025. PINMUX_IPSR_GPSR(IP12_19_16, MSIOF0_SCK),
  1026. PINMUX_IPSR_GPSR(IP12_19_16, SSI_SCK78),
  1027. PINMUX_IPSR_GPSR(IP12_23_20, MSIOF0_RXD),
  1028. PINMUX_IPSR_GPSR(IP12_23_20, SSI_WS78),
  1029. PINMUX_IPSR_MSEL(IP12_23_20, TX2_B, SEL_SCIF2_1),
  1030. PINMUX_IPSR_GPSR(IP12_27_24, MSIOF0_TXD),
  1031. PINMUX_IPSR_GPSR(IP12_27_24, SSI_SDATA7),
  1032. PINMUX_IPSR_MSEL(IP12_27_24, RX2_B, SEL_SCIF2_1),
  1033. PINMUX_IPSR_GPSR(IP12_31_28, MSIOF0_SYNC),
  1034. PINMUX_IPSR_GPSR(IP12_31_28, AUDIO_CLKOUT_B),
  1035. PINMUX_IPSR_GPSR(IP12_31_28, SSI_SDATA8),
  1036. /* IPSR13 */
  1037. PINMUX_IPSR_GPSR(IP13_3_0, MSIOF0_SS1),
  1038. PINMUX_IPSR_MSEL(IP13_3_0, HRX2_A, SEL_HSCIF2_0),
  1039. PINMUX_IPSR_GPSR(IP13_3_0, SSI_SCK4),
  1040. PINMUX_IPSR_MSEL(IP13_3_0, HCTS0_N_A, SEL_HSCIF0_0),
  1041. PINMUX_IPSR_GPSR(IP13_3_0, BPFCLK_C),
  1042. PINMUX_IPSR_MSEL(IP13_3_0, SPEEDIN_A, SEL_SPEED_PULSE_IF_0),
  1043. PINMUX_IPSR_GPSR(IP13_7_4, MSIOF0_SS2),
  1044. PINMUX_IPSR_GPSR(IP13_7_4, HTX2_A),
  1045. PINMUX_IPSR_GPSR(IP13_7_4, SSI_WS4),
  1046. PINMUX_IPSR_MSEL(IP13_7_4, HRTS0_N_A, SEL_HSCIF0_0),
  1047. PINMUX_IPSR_MSEL(IP13_7_4, FMIN_C, SEL_FM_2),
  1048. PINMUX_IPSR_GPSR(IP13_7_4, BPFCLK_A),
  1049. PINMUX_IPSR_GPSR(IP13_11_8, SSI_SDATA9),
  1050. PINMUX_IPSR_MSEL(IP13_11_8, AUDIO_CLKC_A, SEL_ADGC_0),
  1051. PINMUX_IPSR_GPSR(IP13_11_8, SCK1),
  1052. PINMUX_IPSR_GPSR(IP13_15_12, MLB_CLK),
  1053. PINMUX_IPSR_MSEL(IP13_15_12, RX0_B, SEL_SCIF0_1),
  1054. PINMUX_IPSR_MSEL(IP13_15_12, RIF0_D0_A, SEL_DRIF0_0),
  1055. PINMUX_IPSR_MSEL(IP13_15_12, SCL1_B, SEL_I2C1_1),
  1056. PINMUX_IPSR_MSEL(IP13_15_12, TCLK1_B, SEL_TIMER_TMU_1),
  1057. PINMUX_IPSR_GPSR(IP13_15_12, SIM0_RST_A),
  1058. PINMUX_IPSR_GPSR(IP13_19_16, MLB_SIG),
  1059. PINMUX_IPSR_MSEL(IP13_19_16, SCK0_B, SEL_SCIF0_1),
  1060. PINMUX_IPSR_MSEL(IP13_19_16, RIF0_D1_A, SEL_DRIF0_0),
  1061. PINMUX_IPSR_MSEL(IP13_19_16, SDA1_B, SEL_I2C1_1),
  1062. PINMUX_IPSR_MSEL(IP13_19_16, TCLK2_B, SEL_TIMER_TMU_1),
  1063. PINMUX_IPSR_MSEL(IP13_19_16, SIM0_D_A, SEL_SIMCARD_0),
  1064. PINMUX_IPSR_GPSR(IP13_23_20, MLB_DAT),
  1065. PINMUX_IPSR_MSEL(IP13_23_20, TX0_B, SEL_SCIF0_1),
  1066. PINMUX_IPSR_MSEL(IP13_23_20, RIF0_SYNC_A, SEL_DRIF0_0),
  1067. PINMUX_IPSR_GPSR(IP13_23_20, SIM0_CLK_A),
  1068. PINMUX_IPSR_GPSR(IP13_27_24, SSI_SCK01239),
  1069. PINMUX_IPSR_GPSR(IP13_31_28, SSI_WS01239),
  1070. /* IPSR14 */
  1071. PINMUX_IPSR_GPSR(IP14_3_0, SSI_SDATA0),
  1072. PINMUX_IPSR_GPSR(IP14_7_4, SSI_SDATA1),
  1073. PINMUX_IPSR_MSEL(IP14_7_4, AUDIO_CLKC_B, SEL_ADGC_1),
  1074. PINMUX_IPSR_MSEL(IP14_7_4, PWM0_B, SEL_PWM0_1),
  1075. PINMUX_IPSR_GPSR(IP14_11_8, SSI_SDATA2),
  1076. PINMUX_IPSR_GPSR(IP14_11_8, AUDIO_CLKOUT2_B),
  1077. PINMUX_IPSR_MSEL(IP14_11_8, SSI_SCK9_A, SEL_SSI9_0),
  1078. PINMUX_IPSR_MSEL(IP14_11_8, PWM1_B, SEL_PWM1_1),
  1079. PINMUX_IPSR_GPSR(IP14_15_12, SSI_SCK349),
  1080. PINMUX_IPSR_MSEL(IP14_15_12, PWM2_C, SEL_PWM2_2),
  1081. PINMUX_IPSR_GPSR(IP14_19_16, SSI_WS349),
  1082. PINMUX_IPSR_MSEL(IP14_19_16, PWM3_C, SEL_PWM3_2),
  1083. PINMUX_IPSR_GPSR(IP14_23_20, SSI_SDATA3),
  1084. PINMUX_IPSR_GPSR(IP14_23_20, AUDIO_CLKOUT1_C),
  1085. PINMUX_IPSR_MSEL(IP14_23_20, AUDIO_CLKB_B, SEL_ADGB_1),
  1086. PINMUX_IPSR_MSEL(IP14_23_20, PWM4_B, SEL_PWM4_1),
  1087. PINMUX_IPSR_GPSR(IP14_27_24, SSI_SDATA4),
  1088. PINMUX_IPSR_MSEL(IP14_27_24, SSI_WS9_A, SEL_SSI9_0),
  1089. PINMUX_IPSR_MSEL(IP14_27_24, PWM5_B, SEL_PWM5_1),
  1090. PINMUX_IPSR_GPSR(IP14_31_28, SSI_SCK5),
  1091. PINMUX_IPSR_MSEL(IP14_31_28, HRX0_B, SEL_HSCIF0_1),
  1092. PINMUX_IPSR_GPSR(IP14_31_28, USB0_PWEN_B),
  1093. PINMUX_IPSR_MSEL(IP14_31_28, SCL2_D, SEL_I2C2_3),
  1094. PINMUX_IPSR_MSEL(IP14_31_28, PWM6_B, SEL_PWM6_1),
  1095. /* IPSR15 */
  1096. PINMUX_IPSR_GPSR(IP15_3_0, SSI_WS5),
  1097. PINMUX_IPSR_GPSR(IP15_3_0, HTX0_B),
  1098. PINMUX_IPSR_MSEL(IP15_3_0, USB0_OVC_B, SEL_USB_20_CH0_1),
  1099. PINMUX_IPSR_MSEL(IP15_3_0, SDA2_D, SEL_I2C2_3),
  1100. PINMUX_IPSR_GPSR(IP15_7_4, SSI_SDATA5),
  1101. PINMUX_IPSR_MSEL(IP15_7_4, HSCK0_B, SEL_HSCIF0_1),
  1102. PINMUX_IPSR_MSEL(IP15_7_4, AUDIO_CLKB_C, SEL_ADGB_2),
  1103. PINMUX_IPSR_GPSR(IP15_7_4, TPU0TO0),
  1104. PINMUX_IPSR_GPSR(IP15_11_8, SSI_SCK6),
  1105. PINMUX_IPSR_MSEL(IP15_11_8, HSCK2_A, SEL_HSCIF2_0),
  1106. PINMUX_IPSR_MSEL(IP15_11_8, AUDIO_CLKC_C, SEL_ADGC_2),
  1107. PINMUX_IPSR_GPSR(IP15_11_8, TPU0TO1),
  1108. PINMUX_IPSR_MSEL(IP15_11_8, FSO_CFE_0_N_B, SEL_FSO_1),
  1109. PINMUX_IPSR_GPSR(IP15_11_8, SIM0_RST_B),
  1110. PINMUX_IPSR_GPSR(IP15_15_12, SSI_WS6),
  1111. PINMUX_IPSR_MSEL(IP15_15_12, HCTS2_N_A, SEL_HSCIF2_0),
  1112. PINMUX_IPSR_GPSR(IP15_15_12, AUDIO_CLKOUT2_C),
  1113. PINMUX_IPSR_GPSR(IP15_15_12, TPU0TO2),
  1114. PINMUX_IPSR_MSEL(IP15_15_12, SDA1_D, SEL_I2C1_3),
  1115. PINMUX_IPSR_MSEL(IP15_15_12, FSO_CFE_1_N_B, SEL_FSO_1),
  1116. PINMUX_IPSR_MSEL(IP15_15_12, SIM0_D_B, SEL_SIMCARD_1),
  1117. PINMUX_IPSR_GPSR(IP15_19_16, SSI_SDATA6),
  1118. PINMUX_IPSR_MSEL(IP15_19_16, HRTS2_N_A, SEL_HSCIF2_0),
  1119. PINMUX_IPSR_GPSR(IP15_19_16, AUDIO_CLKOUT3_C),
  1120. PINMUX_IPSR_GPSR(IP15_19_16, TPU0TO3),
  1121. PINMUX_IPSR_MSEL(IP15_19_16, SCL1_D, SEL_I2C1_3),
  1122. PINMUX_IPSR_MSEL(IP15_19_16, FSO_TOE_N_B, SEL_FSO_1),
  1123. PINMUX_IPSR_GPSR(IP15_19_16, SIM0_CLK_B),
  1124. PINMUX_IPSR_GPSR(IP15_23_20, AUDIO_CLKA),
  1125. PINMUX_IPSR_GPSR(IP15_27_24, USB30_PWEN),
  1126. PINMUX_IPSR_GPSR(IP15_27_24, USB0_PWEN_A),
  1127. PINMUX_IPSR_GPSR(IP15_31_28, USB30_OVC),
  1128. PINMUX_IPSR_MSEL(IP15_31_28, USB0_OVC_A, SEL_USB_20_CH0_0),
  1129. /*
  1130. * Static pins can not be muxed between different functions but
  1131. * still need mark entries in the pinmux list. Add each static
  1132. * pin to the list without an associated function. The sh-pfc
  1133. * core will do the right thing and skip trying to mux the pin
  1134. * while still applying configuration to it.
  1135. */
  1136. #define FM(x) PINMUX_DATA(x##_MARK, 0),
  1137. PINMUX_STATIC
  1138. #undef FM
  1139. };
  1140. /*
  1141. * Pins not associated with a GPIO port.
  1142. */
  1143. enum {
  1144. GP_ASSIGN_LAST(),
  1145. NOGP_ALL(),
  1146. };
  1147. static const struct sh_pfc_pin pinmux_pins[] = {
  1148. PINMUX_GPIO_GP_ALL(),
  1149. PINMUX_NOGP_ALL(),
  1150. };
  1151. /* - AUDIO CLOCK ------------------------------------------------------------ */
  1152. static const unsigned int audio_clk_a_pins[] = {
  1153. /* CLK A */
  1154. RCAR_GP_PIN(6, 8),
  1155. };
  1156. static const unsigned int audio_clk_a_mux[] = {
  1157. AUDIO_CLKA_MARK,
  1158. };
  1159. static const unsigned int audio_clk_b_a_pins[] = {
  1160. /* CLK B_A */
  1161. RCAR_GP_PIN(5, 7),
  1162. };
  1163. static const unsigned int audio_clk_b_a_mux[] = {
  1164. AUDIO_CLKB_A_MARK,
  1165. };
  1166. static const unsigned int audio_clk_b_b_pins[] = {
  1167. /* CLK B_B */
  1168. RCAR_GP_PIN(6, 7),
  1169. };
  1170. static const unsigned int audio_clk_b_b_mux[] = {
  1171. AUDIO_CLKB_B_MARK,
  1172. };
  1173. static const unsigned int audio_clk_b_c_pins[] = {
  1174. /* CLK B_C */
  1175. RCAR_GP_PIN(6, 13),
  1176. };
  1177. static const unsigned int audio_clk_b_c_mux[] = {
  1178. AUDIO_CLKB_C_MARK,
  1179. };
  1180. static const unsigned int audio_clk_c_a_pins[] = {
  1181. /* CLK C_A */
  1182. RCAR_GP_PIN(5, 16),
  1183. };
  1184. static const unsigned int audio_clk_c_a_mux[] = {
  1185. AUDIO_CLKC_A_MARK,
  1186. };
  1187. static const unsigned int audio_clk_c_b_pins[] = {
  1188. /* CLK C_B */
  1189. RCAR_GP_PIN(6, 3),
  1190. };
  1191. static const unsigned int audio_clk_c_b_mux[] = {
  1192. AUDIO_CLKC_B_MARK,
  1193. };
  1194. static const unsigned int audio_clk_c_c_pins[] = {
  1195. /* CLK C_C */
  1196. RCAR_GP_PIN(6, 14),
  1197. };
  1198. static const unsigned int audio_clk_c_c_mux[] = {
  1199. AUDIO_CLKC_C_MARK,
  1200. };
  1201. static const unsigned int audio_clkout_a_pins[] = {
  1202. /* CLKOUT_A */
  1203. RCAR_GP_PIN(5, 3),
  1204. };
  1205. static const unsigned int audio_clkout_a_mux[] = {
  1206. AUDIO_CLKOUT_A_MARK,
  1207. };
  1208. static const unsigned int audio_clkout_b_pins[] = {
  1209. /* CLKOUT_B */
  1210. RCAR_GP_PIN(5, 13),
  1211. };
  1212. static const unsigned int audio_clkout_b_mux[] = {
  1213. AUDIO_CLKOUT_B_MARK,
  1214. };
  1215. static const unsigned int audio_clkout1_a_pins[] = {
  1216. /* CLKOUT1_A */
  1217. RCAR_GP_PIN(5, 4),
  1218. };
  1219. static const unsigned int audio_clkout1_a_mux[] = {
  1220. AUDIO_CLKOUT1_A_MARK,
  1221. };
  1222. static const unsigned int audio_clkout1_b_pins[] = {
  1223. /* CLKOUT1_B */
  1224. RCAR_GP_PIN(5, 5),
  1225. };
  1226. static const unsigned int audio_clkout1_b_mux[] = {
  1227. AUDIO_CLKOUT1_B_MARK,
  1228. };
  1229. static const unsigned int audio_clkout1_c_pins[] = {
  1230. /* CLKOUT1_C */
  1231. RCAR_GP_PIN(6, 7),
  1232. };
  1233. static const unsigned int audio_clkout1_c_mux[] = {
  1234. AUDIO_CLKOUT1_C_MARK,
  1235. };
  1236. static const unsigned int audio_clkout2_a_pins[] = {
  1237. /* CLKOUT2_A */
  1238. RCAR_GP_PIN(5, 8),
  1239. };
  1240. static const unsigned int audio_clkout2_a_mux[] = {
  1241. AUDIO_CLKOUT2_A_MARK,
  1242. };
  1243. static const unsigned int audio_clkout2_b_pins[] = {
  1244. /* CLKOUT2_B */
  1245. RCAR_GP_PIN(6, 4),
  1246. };
  1247. static const unsigned int audio_clkout2_b_mux[] = {
  1248. AUDIO_CLKOUT2_B_MARK,
  1249. };
  1250. static const unsigned int audio_clkout2_c_pins[] = {
  1251. /* CLKOUT2_C */
  1252. RCAR_GP_PIN(6, 15),
  1253. };
  1254. static const unsigned int audio_clkout2_c_mux[] = {
  1255. AUDIO_CLKOUT2_C_MARK,
  1256. };
  1257. static const unsigned int audio_clkout3_a_pins[] = {
  1258. /* CLKOUT3_A */
  1259. RCAR_GP_PIN(5, 9),
  1260. };
  1261. static const unsigned int audio_clkout3_a_mux[] = {
  1262. AUDIO_CLKOUT3_A_MARK,
  1263. };
  1264. static const unsigned int audio_clkout3_b_pins[] = {
  1265. /* CLKOUT3_B */
  1266. RCAR_GP_PIN(5, 6),
  1267. };
  1268. static const unsigned int audio_clkout3_b_mux[] = {
  1269. AUDIO_CLKOUT3_B_MARK,
  1270. };
  1271. static const unsigned int audio_clkout3_c_pins[] = {
  1272. /* CLKOUT3_C */
  1273. RCAR_GP_PIN(6, 16),
  1274. };
  1275. static const unsigned int audio_clkout3_c_mux[] = {
  1276. AUDIO_CLKOUT3_C_MARK,
  1277. };
  1278. /* - EtherAVB --------------------------------------------------------------- */
  1279. static const unsigned int avb_link_pins[] = {
  1280. /* AVB_LINK */
  1281. RCAR_GP_PIN(2, 23),
  1282. };
  1283. static const unsigned int avb_link_mux[] = {
  1284. AVB_LINK_MARK,
  1285. };
  1286. static const unsigned int avb_magic_pins[] = {
  1287. /* AVB_MAGIC */
  1288. RCAR_GP_PIN(2, 22),
  1289. };
  1290. static const unsigned int avb_magic_mux[] = {
  1291. AVB_MAGIC_MARK,
  1292. };
  1293. static const unsigned int avb_phy_int_pins[] = {
  1294. /* AVB_PHY_INT */
  1295. RCAR_GP_PIN(2, 21),
  1296. };
  1297. static const unsigned int avb_phy_int_mux[] = {
  1298. AVB_PHY_INT_MARK,
  1299. };
  1300. static const unsigned int avb_mii_pins[] = {
  1301. /*
  1302. * AVB_RX_CTL, AVB_RXC, AVB_RD0,
  1303. * AVB_RD1, AVB_RD2, AVB_RD3,
  1304. * AVB_TXCREFCLK
  1305. */
  1306. RCAR_GP_PIN(2, 14), RCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 16),
  1307. RCAR_GP_PIN(2, 17), RCAR_GP_PIN(2, 18), RCAR_GP_PIN(2, 19),
  1308. RCAR_GP_PIN(2, 20),
  1309. };
  1310. static const unsigned int avb_mii_mux[] = {
  1311. AVB_RX_CTL_MARK, AVB_RXC_MARK, AVB_RD0_MARK,
  1312. AVB_RD1_MARK, AVB_RD2_MARK, AVB_RD3_MARK,
  1313. AVB_TXCREFCLK_MARK,
  1314. };
  1315. static const unsigned int avb_avtp_pps_pins[] = {
  1316. /* AVB_AVTP_PPS */
  1317. RCAR_GP_PIN(1, 2),
  1318. };
  1319. static const unsigned int avb_avtp_pps_mux[] = {
  1320. AVB_AVTP_PPS_MARK,
  1321. };
  1322. static const unsigned int avb_avtp_match_pins[] = {
  1323. /* AVB_AVTP_MATCH */
  1324. RCAR_GP_PIN(2, 24),
  1325. };
  1326. static const unsigned int avb_avtp_match_mux[] = {
  1327. AVB_AVTP_MATCH_MARK,
  1328. };
  1329. static const unsigned int avb_avtp_capture_pins[] = {
  1330. /* AVB_AVTP_CAPTURE */
  1331. RCAR_GP_PIN(2, 25),
  1332. };
  1333. static const unsigned int avb_avtp_capture_mux[] = {
  1334. AVB_AVTP_CAPTURE_MARK,
  1335. };
  1336. /* - CAN ------------------------------------------------------------------ */
  1337. static const unsigned int can0_data_pins[] = {
  1338. /* TX, RX */
  1339. RCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),
  1340. };
  1341. static const unsigned int can0_data_mux[] = {
  1342. CAN0_TX_MARK, CAN0_RX_MARK,
  1343. };
  1344. static const unsigned int can1_data_pins[] = {
  1345. /* TX, RX */
  1346. RCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 7),
  1347. };
  1348. static const unsigned int can1_data_mux[] = {
  1349. CAN1_TX_MARK, CAN1_RX_MARK,
  1350. };
  1351. /* - CAN Clock -------------------------------------------------------------- */
  1352. static const unsigned int can_clk_pins[] = {
  1353. /* CLK */
  1354. RCAR_GP_PIN(0, 14),
  1355. };
  1356. static const unsigned int can_clk_mux[] = {
  1357. CAN_CLK_MARK,
  1358. };
  1359. /* - CAN FD --------------------------------------------------------------- */
  1360. static const unsigned int canfd0_data_pins[] = {
  1361. /* TX, RX */
  1362. RCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),
  1363. };
  1364. static const unsigned int canfd0_data_mux[] = {
  1365. CANFD0_TX_MARK, CANFD0_RX_MARK,
  1366. };
  1367. static const unsigned int canfd1_data_pins[] = {
  1368. /* TX, RX */
  1369. RCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 7),
  1370. };
  1371. static const unsigned int canfd1_data_mux[] = {
  1372. CANFD1_TX_MARK, CANFD1_RX_MARK,
  1373. };
  1374. /* - DRIF0 --------------------------------------------------------------- */
  1375. static const unsigned int drif0_ctrl_a_pins[] = {
  1376. /* CLK, SYNC */
  1377. RCAR_GP_PIN(5, 7), RCAR_GP_PIN(5, 19),
  1378. };
  1379. static const unsigned int drif0_ctrl_a_mux[] = {
  1380. RIF0_CLK_A_MARK, RIF0_SYNC_A_MARK,
  1381. };
  1382. static const unsigned int drif0_data0_a_pins[] = {
  1383. /* D0 */
  1384. RCAR_GP_PIN(5, 17),
  1385. };
  1386. static const unsigned int drif0_data0_a_mux[] = {
  1387. RIF0_D0_A_MARK,
  1388. };
  1389. static const unsigned int drif0_data1_a_pins[] = {
  1390. /* D1 */
  1391. RCAR_GP_PIN(5, 18),
  1392. };
  1393. static const unsigned int drif0_data1_a_mux[] = {
  1394. RIF0_D1_A_MARK,
  1395. };
  1396. static const unsigned int drif0_ctrl_b_pins[] = {
  1397. /* CLK, SYNC */
  1398. RCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 15),
  1399. };
  1400. static const unsigned int drif0_ctrl_b_mux[] = {
  1401. RIF0_CLK_B_MARK, RIF0_SYNC_B_MARK,
  1402. };
  1403. static const unsigned int drif0_data0_b_pins[] = {
  1404. /* D0 */
  1405. RCAR_GP_PIN(3, 13),
  1406. };
  1407. static const unsigned int drif0_data0_b_mux[] = {
  1408. RIF0_D0_B_MARK,
  1409. };
  1410. static const unsigned int drif0_data1_b_pins[] = {
  1411. /* D1 */
  1412. RCAR_GP_PIN(3, 14),
  1413. };
  1414. static const unsigned int drif0_data1_b_mux[] = {
  1415. RIF0_D1_B_MARK,
  1416. };
  1417. /* - DRIF1 --------------------------------------------------------------- */
  1418. static const unsigned int drif1_ctrl_pins[] = {
  1419. /* CLK, SYNC */
  1420. RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 1),
  1421. };
  1422. static const unsigned int drif1_ctrl_mux[] = {
  1423. RIF1_CLK_MARK, RIF1_SYNC_MARK,
  1424. };
  1425. static const unsigned int drif1_data0_pins[] = {
  1426. /* D0 */
  1427. RCAR_GP_PIN(5, 2),
  1428. };
  1429. static const unsigned int drif1_data0_mux[] = {
  1430. RIF1_D0_MARK,
  1431. };
  1432. static const unsigned int drif1_data1_pins[] = {
  1433. /* D1 */
  1434. RCAR_GP_PIN(5, 3),
  1435. };
  1436. static const unsigned int drif1_data1_mux[] = {
  1437. RIF1_D1_MARK,
  1438. };
  1439. /* - DRIF2 --------------------------------------------------------------- */
  1440. static const unsigned int drif2_ctrl_a_pins[] = {
  1441. /* CLK, SYNC */
  1442. RCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),
  1443. };
  1444. static const unsigned int drif2_ctrl_a_mux[] = {
  1445. RIF2_CLK_A_MARK, RIF2_SYNC_A_MARK,
  1446. };
  1447. static const unsigned int drif2_data0_a_pins[] = {
  1448. /* D0 */
  1449. RCAR_GP_PIN(2, 8),
  1450. };
  1451. static const unsigned int drif2_data0_a_mux[] = {
  1452. RIF2_D0_A_MARK,
  1453. };
  1454. static const unsigned int drif2_data1_a_pins[] = {
  1455. /* D1 */
  1456. RCAR_GP_PIN(2, 9),
  1457. };
  1458. static const unsigned int drif2_data1_a_mux[] = {
  1459. RIF2_D1_A_MARK,
  1460. };
  1461. static const unsigned int drif2_ctrl_b_pins[] = {
  1462. /* CLK, SYNC */
  1463. RCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),
  1464. };
  1465. static const unsigned int drif2_ctrl_b_mux[] = {
  1466. RIF2_CLK_B_MARK, RIF2_SYNC_B_MARK,
  1467. };
  1468. static const unsigned int drif2_data0_b_pins[] = {
  1469. /* D0 */
  1470. RCAR_GP_PIN(1, 6),
  1471. };
  1472. static const unsigned int drif2_data0_b_mux[] = {
  1473. RIF2_D0_B_MARK,
  1474. };
  1475. static const unsigned int drif2_data1_b_pins[] = {
  1476. /* D1 */
  1477. RCAR_GP_PIN(1, 7),
  1478. };
  1479. static const unsigned int drif2_data1_b_mux[] = {
  1480. RIF2_D1_B_MARK,
  1481. };
  1482. /* - DRIF3 --------------------------------------------------------------- */
  1483. static const unsigned int drif3_ctrl_a_pins[] = {
  1484. /* CLK, SYNC */
  1485. RCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),
  1486. };
  1487. static const unsigned int drif3_ctrl_a_mux[] = {
  1488. RIF3_CLK_A_MARK, RIF3_SYNC_A_MARK,
  1489. };
  1490. static const unsigned int drif3_data0_a_pins[] = {
  1491. /* D0 */
  1492. RCAR_GP_PIN(2, 12),
  1493. };
  1494. static const unsigned int drif3_data0_a_mux[] = {
  1495. RIF3_D0_A_MARK,
  1496. };
  1497. static const unsigned int drif3_data1_a_pins[] = {
  1498. /* D1 */
  1499. RCAR_GP_PIN(2, 13),
  1500. };
  1501. static const unsigned int drif3_data1_a_mux[] = {
  1502. RIF3_D1_A_MARK,
  1503. };
  1504. static const unsigned int drif3_ctrl_b_pins[] = {
  1505. /* CLK, SYNC */
  1506. RCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 9),
  1507. };
  1508. static const unsigned int drif3_ctrl_b_mux[] = {
  1509. RIF3_CLK_B_MARK, RIF3_SYNC_B_MARK,
  1510. };
  1511. static const unsigned int drif3_data0_b_pins[] = {
  1512. /* D0 */
  1513. RCAR_GP_PIN(0, 10),
  1514. };
  1515. static const unsigned int drif3_data0_b_mux[] = {
  1516. RIF3_D0_B_MARK,
  1517. };
  1518. static const unsigned int drif3_data1_b_pins[] = {
  1519. /* D1 */
  1520. RCAR_GP_PIN(0, 11),
  1521. };
  1522. static const unsigned int drif3_data1_b_mux[] = {
  1523. RIF3_D1_B_MARK,
  1524. };
  1525. /* - DU --------------------------------------------------------------------- */
  1526. static const unsigned int du_rgb666_pins[] = {
  1527. /* R[7:2], G[7:2], B[7:2] */
  1528. RCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 5),
  1529. RCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 0),
  1530. RCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 10),
  1531. RCAR_GP_PIN(1, 4), RCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 11),
  1532. RCAR_GP_PIN(0, 1), RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),
  1533. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),
  1534. };
  1535. static const unsigned int du_rgb666_mux[] = {
  1536. DU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,
  1537. DU_DR3_MARK, DU_DR2_MARK,
  1538. DU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,
  1539. DU_DG3_MARK, DU_DG2_MARK,
  1540. DU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,
  1541. DU_DB3_MARK, DU_DB2_MARK,
  1542. };
  1543. static const unsigned int du_rgb888_pins[] = {
  1544. /* R[7:0], G[7:0], B[7:0] */
  1545. RCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 5),
  1546. RCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 0),
  1547. RCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21),
  1548. RCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 10),
  1549. RCAR_GP_PIN(1, 4), RCAR_GP_PIN(0, 15), RCAR_GP_PIN(0, 11),
  1550. RCAR_GP_PIN(0, 10), RCAR_GP_PIN(0, 9),
  1551. RCAR_GP_PIN(0, 1), RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16),
  1552. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13),
  1553. RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),
  1554. };
  1555. static const unsigned int du_rgb888_mux[] = {
  1556. DU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK, DU_DR4_MARK,
  1557. DU_DR3_MARK, DU_DR2_MARK, DU_DR1_MARK, DU_DR0_MARK,
  1558. DU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK, DU_DG4_MARK,
  1559. DU_DG3_MARK, DU_DG2_MARK, DU_DG1_MARK, DU_DG0_MARK,
  1560. DU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK, DU_DB4_MARK,
  1561. DU_DB3_MARK, DU_DB2_MARK, DU_DB1_MARK, DU_DB0_MARK,
  1562. };
  1563. static const unsigned int du_clk_in_0_pins[] = {
  1564. /* CLKIN0 */
  1565. RCAR_GP_PIN(0, 16),
  1566. };
  1567. static const unsigned int du_clk_in_0_mux[] = {
  1568. DU_DOTCLKIN0_MARK
  1569. };
  1570. static const unsigned int du_clk_in_1_pins[] = {
  1571. /* CLKIN1 */
  1572. RCAR_GP_PIN(1, 1),
  1573. };
  1574. static const unsigned int du_clk_in_1_mux[] = {
  1575. DU_DOTCLKIN1_MARK
  1576. };
  1577. static const unsigned int du_clk_out_0_pins[] = {
  1578. /* CLKOUT */
  1579. RCAR_GP_PIN(1, 3),
  1580. };
  1581. static const unsigned int du_clk_out_0_mux[] = {
  1582. DU_DOTCLKOUT0_MARK
  1583. };
  1584. static const unsigned int du_sync_pins[] = {
  1585. /* VSYNC, HSYNC */
  1586. RCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 8),
  1587. };
  1588. static const unsigned int du_sync_mux[] = {
  1589. DU_VSYNC_MARK, DU_HSYNC_MARK
  1590. };
  1591. static const unsigned int du_disp_cde_pins[] = {
  1592. /* DISP_CDE */
  1593. RCAR_GP_PIN(1, 1),
  1594. };
  1595. static const unsigned int du_disp_cde_mux[] = {
  1596. DU_DISP_CDE_MARK,
  1597. };
  1598. static const unsigned int du_cde_pins[] = {
  1599. /* CDE */
  1600. RCAR_GP_PIN(1, 0),
  1601. };
  1602. static const unsigned int du_cde_mux[] = {
  1603. DU_CDE_MARK,
  1604. };
  1605. static const unsigned int du_disp_pins[] = {
  1606. /* DISP */
  1607. RCAR_GP_PIN(1, 2),
  1608. };
  1609. static const unsigned int du_disp_mux[] = {
  1610. DU_DISP_MARK,
  1611. };
  1612. /* - HSCIF0 --------------------------------------------------*/
  1613. static const unsigned int hscif0_data_a_pins[] = {
  1614. /* RX, TX */
  1615. RCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),
  1616. };
  1617. static const unsigned int hscif0_data_a_mux[] = {
  1618. HRX0_A_MARK, HTX0_A_MARK,
  1619. };
  1620. static const unsigned int hscif0_clk_a_pins[] = {
  1621. /* SCK */
  1622. RCAR_GP_PIN(5, 7),
  1623. };
  1624. static const unsigned int hscif0_clk_a_mux[] = {
  1625. HSCK0_A_MARK,
  1626. };
  1627. static const unsigned int hscif0_ctrl_a_pins[] = {
  1628. /* RTS, CTS */
  1629. RCAR_GP_PIN(5, 15), RCAR_GP_PIN(5, 14),
  1630. };
  1631. static const unsigned int hscif0_ctrl_a_mux[] = {
  1632. HRTS0_N_A_MARK, HCTS0_N_A_MARK,
  1633. };
  1634. static const unsigned int hscif0_data_b_pins[] = {
  1635. /* RX, TX */
  1636. RCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),
  1637. };
  1638. static const unsigned int hscif0_data_b_mux[] = {
  1639. HRX0_B_MARK, HTX0_B_MARK,
  1640. };
  1641. static const unsigned int hscif0_clk_b_pins[] = {
  1642. /* SCK */
  1643. RCAR_GP_PIN(6, 13),
  1644. };
  1645. static const unsigned int hscif0_clk_b_mux[] = {
  1646. HSCK0_B_MARK,
  1647. };
  1648. /* - HSCIF1 ------------------------------------------------- */
  1649. static const unsigned int hscif1_data_a_pins[] = {
  1650. /* RX, TX */
  1651. RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),
  1652. };
  1653. static const unsigned int hscif1_data_a_mux[] = {
  1654. HRX1_A_MARK, HTX1_A_MARK,
  1655. };
  1656. static const unsigned int hscif1_clk_a_pins[] = {
  1657. /* SCK */
  1658. RCAR_GP_PIN(5, 0),
  1659. };
  1660. static const unsigned int hscif1_clk_a_mux[] = {
  1661. HSCK1_A_MARK,
  1662. };
  1663. static const unsigned int hscif1_data_b_pins[] = {
  1664. /* RX, TX */
  1665. RCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 2),
  1666. };
  1667. static const unsigned int hscif1_data_b_mux[] = {
  1668. HRX1_B_MARK, HTX1_B_MARK,
  1669. };
  1670. static const unsigned int hscif1_clk_b_pins[] = {
  1671. /* SCK */
  1672. RCAR_GP_PIN(3, 0),
  1673. };
  1674. static const unsigned int hscif1_clk_b_mux[] = {
  1675. HSCK1_B_MARK,
  1676. };
  1677. static const unsigned int hscif1_ctrl_b_pins[] = {
  1678. /* RTS, CTS */
  1679. RCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 3),
  1680. };
  1681. static const unsigned int hscif1_ctrl_b_mux[] = {
  1682. HRTS1_N_B_MARK, HCTS1_N_B_MARK,
  1683. };
  1684. /* - HSCIF2 ------------------------------------------------- */
  1685. static const unsigned int hscif2_data_a_pins[] = {
  1686. /* RX, TX */
  1687. RCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),
  1688. };
  1689. static const unsigned int hscif2_data_a_mux[] = {
  1690. HRX2_A_MARK, HTX2_A_MARK,
  1691. };
  1692. static const unsigned int hscif2_clk_a_pins[] = {
  1693. /* SCK */
  1694. RCAR_GP_PIN(6, 14),
  1695. };
  1696. static const unsigned int hscif2_clk_a_mux[] = {
  1697. HSCK2_A_MARK,
  1698. };
  1699. static const unsigned int hscif2_ctrl_a_pins[] = {
  1700. /* RTS, CTS */
  1701. RCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 15),
  1702. };
  1703. static const unsigned int hscif2_ctrl_a_mux[] = {
  1704. HRTS2_N_A_MARK, HCTS2_N_A_MARK,
  1705. };
  1706. static const unsigned int hscif2_data_b_pins[] = {
  1707. /* RX, TX */
  1708. RCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),
  1709. };
  1710. static const unsigned int hscif2_data_b_mux[] = {
  1711. HRX2_B_MARK, HTX2_B_MARK,
  1712. };
  1713. /* - HSCIF3 ------------------------------------------------*/
  1714. static const unsigned int hscif3_data_a_pins[] = {
  1715. /* RX, TX */
  1716. RCAR_GP_PIN(0, 14), RCAR_GP_PIN(0, 15),
  1717. };
  1718. static const unsigned int hscif3_data_a_mux[] = {
  1719. HRX3_A_MARK, HTX3_A_MARK,
  1720. };
  1721. static const unsigned int hscif3_data_b_pins[] = {
  1722. /* RX, TX */
  1723. RCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),
  1724. };
  1725. static const unsigned int hscif3_data_b_mux[] = {
  1726. HRX3_B_MARK, HTX3_B_MARK,
  1727. };
  1728. static const unsigned int hscif3_clk_b_pins[] = {
  1729. /* SCK */
  1730. RCAR_GP_PIN(0, 4),
  1731. };
  1732. static const unsigned int hscif3_clk_b_mux[] = {
  1733. HSCK3_B_MARK,
  1734. };
  1735. static const unsigned int hscif3_data_c_pins[] = {
  1736. /* RX, TX */
  1737. RCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 9),
  1738. };
  1739. static const unsigned int hscif3_data_c_mux[] = {
  1740. HRX3_C_MARK, HTX3_C_MARK,
  1741. };
  1742. static const unsigned int hscif3_clk_c_pins[] = {
  1743. /* SCK */
  1744. RCAR_GP_PIN(2, 11),
  1745. };
  1746. static const unsigned int hscif3_clk_c_mux[] = {
  1747. HSCK3_C_MARK,
  1748. };
  1749. static const unsigned int hscif3_ctrl_c_pins[] = {
  1750. /* RTS, CTS */
  1751. RCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 12),
  1752. };
  1753. static const unsigned int hscif3_ctrl_c_mux[] = {
  1754. HRTS3_N_C_MARK, HCTS3_N_C_MARK,
  1755. };
  1756. static const unsigned int hscif3_data_d_pins[] = {
  1757. /* RX, TX */
  1758. RCAR_GP_PIN(1, 0), RCAR_GP_PIN(1, 3),
  1759. };
  1760. static const unsigned int hscif3_data_d_mux[] = {
  1761. HRX3_D_MARK, HTX3_D_MARK,
  1762. };
  1763. static const unsigned int hscif3_data_e_pins[] = {
  1764. /* RX, TX */
  1765. RCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),
  1766. };
  1767. static const unsigned int hscif3_data_e_mux[] = {
  1768. HRX3_E_MARK, HTX3_E_MARK,
  1769. };
  1770. static const unsigned int hscif3_ctrl_e_pins[] = {
  1771. /* RTS, CTS */
  1772. RCAR_GP_PIN(0, 11), RCAR_GP_PIN(0, 8),
  1773. };
  1774. static const unsigned int hscif3_ctrl_e_mux[] = {
  1775. HRTS3_N_E_MARK, HCTS3_N_E_MARK,
  1776. };
  1777. /* - HSCIF4 -------------------------------------------------- */
  1778. static const unsigned int hscif4_data_a_pins[] = {
  1779. /* RX, TX */
  1780. RCAR_GP_PIN(2, 4), RCAR_GP_PIN(2, 3),
  1781. };
  1782. static const unsigned int hscif4_data_a_mux[] = {
  1783. HRX4_A_MARK, HTX4_A_MARK,
  1784. };
  1785. static const unsigned int hscif4_clk_a_pins[] = {
  1786. /* SCK */
  1787. RCAR_GP_PIN(2, 0),
  1788. };
  1789. static const unsigned int hscif4_clk_a_mux[] = {
  1790. HSCK4_A_MARK,
  1791. };
  1792. static const unsigned int hscif4_ctrl_a_pins[] = {
  1793. /* RTS, CTS */
  1794. RCAR_GP_PIN(2, 2), RCAR_GP_PIN(2, 1),
  1795. };
  1796. static const unsigned int hscif4_ctrl_a_mux[] = {
  1797. HRTS4_N_A_MARK, HCTS4_N_A_MARK,
  1798. };
  1799. static const unsigned int hscif4_data_b_pins[] = {
  1800. /* RX, TX */
  1801. RCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 7),
  1802. };
  1803. static const unsigned int hscif4_data_b_mux[] = {
  1804. HRX4_B_MARK, HTX4_B_MARK,
  1805. };
  1806. static const unsigned int hscif4_clk_b_pins[] = {
  1807. /* SCK */
  1808. RCAR_GP_PIN(2, 6),
  1809. };
  1810. static const unsigned int hscif4_clk_b_mux[] = {
  1811. HSCK4_B_MARK,
  1812. };
  1813. static const unsigned int hscif4_data_c_pins[] = {
  1814. /* RX, TX */
  1815. RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),
  1816. };
  1817. static const unsigned int hscif4_data_c_mux[] = {
  1818. HRX4_C_MARK, HTX4_C_MARK,
  1819. };
  1820. static const unsigned int hscif4_data_d_pins[] = {
  1821. /* RX, TX */
  1822. RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),
  1823. };
  1824. static const unsigned int hscif4_data_d_mux[] = {
  1825. HRX4_D_MARK, HTX4_D_MARK,
  1826. };
  1827. static const unsigned int hscif4_data_e_pins[] = {
  1828. /* RX, TX */
  1829. RCAR_GP_PIN(1, 18), RCAR_GP_PIN(1, 19),
  1830. };
  1831. static const unsigned int hscif4_data_e_mux[] = {
  1832. HRX4_E_MARK, HTX4_E_MARK,
  1833. };
  1834. /* - I2C -------------------------------------------------------------------- */
  1835. static const unsigned int i2c1_a_pins[] = {
  1836. /* SCL, SDA */
  1837. RCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),
  1838. };
  1839. static const unsigned int i2c1_a_mux[] = {
  1840. SCL1_A_MARK, SDA1_A_MARK,
  1841. };
  1842. static const unsigned int i2c1_b_pins[] = {
  1843. /* SCL, SDA */
  1844. RCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 18),
  1845. };
  1846. static const unsigned int i2c1_b_mux[] = {
  1847. SCL1_B_MARK, SDA1_B_MARK,
  1848. };
  1849. static const unsigned int i2c1_c_pins[] = {
  1850. /* SCL, SDA */
  1851. RCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 5),
  1852. };
  1853. static const unsigned int i2c1_c_mux[] = {
  1854. SCL1_C_MARK, SDA1_C_MARK,
  1855. };
  1856. static const unsigned int i2c1_d_pins[] = {
  1857. /* SCL, SDA */
  1858. RCAR_GP_PIN(6, 16), RCAR_GP_PIN(6, 15),
  1859. };
  1860. static const unsigned int i2c1_d_mux[] = {
  1861. SCL1_D_MARK, SDA1_D_MARK,
  1862. };
  1863. static const unsigned int i2c2_a_pins[] = {
  1864. /* SCL, SDA */
  1865. RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 0),
  1866. };
  1867. static const unsigned int i2c2_a_mux[] = {
  1868. SCL2_A_MARK, SDA2_A_MARK,
  1869. };
  1870. static const unsigned int i2c2_b_pins[] = {
  1871. /* SCL, SDA */
  1872. RCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),
  1873. };
  1874. static const unsigned int i2c2_b_mux[] = {
  1875. SCL2_B_MARK, SDA2_B_MARK,
  1876. };
  1877. static const unsigned int i2c2_c_pins[] = {
  1878. /* SCL, SDA */
  1879. RCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 3),
  1880. };
  1881. static const unsigned int i2c2_c_mux[] = {
  1882. SCL2_C_MARK, SDA2_C_MARK,
  1883. };
  1884. static const unsigned int i2c2_d_pins[] = {
  1885. /* SCL, SDA */
  1886. RCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),
  1887. };
  1888. static const unsigned int i2c2_d_mux[] = {
  1889. SCL2_D_MARK, SDA2_D_MARK,
  1890. };
  1891. static const unsigned int i2c2_e_pins[] = {
  1892. /* SCL, SDA */
  1893. RCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 0),
  1894. };
  1895. static const unsigned int i2c2_e_mux[] = {
  1896. SCL2_E_MARK, SDA2_E_MARK,
  1897. };
  1898. static const unsigned int i2c4_pins[] = {
  1899. /* SCL, SDA */
  1900. RCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),
  1901. };
  1902. static const unsigned int i2c4_mux[] = {
  1903. SCL4_MARK, SDA4_MARK,
  1904. };
  1905. static const unsigned int i2c5_pins[] = {
  1906. /* SCL, SDA */
  1907. RCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),
  1908. };
  1909. static const unsigned int i2c5_mux[] = {
  1910. SCL5_MARK, SDA5_MARK,
  1911. };
  1912. static const unsigned int i2c6_a_pins[] = {
  1913. /* SCL, SDA */
  1914. RCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 8),
  1915. };
  1916. static const unsigned int i2c6_a_mux[] = {
  1917. SCL6_A_MARK, SDA6_A_MARK,
  1918. };
  1919. static const unsigned int i2c6_b_pins[] = {
  1920. /* SCL, SDA */
  1921. RCAR_GP_PIN(1, 2), RCAR_GP_PIN(1, 1),
  1922. };
  1923. static const unsigned int i2c6_b_mux[] = {
  1924. SCL6_B_MARK, SDA6_B_MARK,
  1925. };
  1926. static const unsigned int i2c7_a_pins[] = {
  1927. /* SCL, SDA */
  1928. RCAR_GP_PIN(2, 24), RCAR_GP_PIN(2, 25),
  1929. };
  1930. static const unsigned int i2c7_a_mux[] = {
  1931. SCL7_A_MARK, SDA7_A_MARK,
  1932. };
  1933. static const unsigned int i2c7_b_pins[] = {
  1934. /* SCL, SDA */
  1935. RCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 14),
  1936. };
  1937. static const unsigned int i2c7_b_mux[] = {
  1938. SCL7_B_MARK, SDA7_B_MARK,
  1939. };
  1940. /* - INTC-EX ---------------------------------------------------------------- */
  1941. static const unsigned int intc_ex_irq0_pins[] = {
  1942. /* IRQ0 */
  1943. RCAR_GP_PIN(1, 0),
  1944. };
  1945. static const unsigned int intc_ex_irq0_mux[] = {
  1946. IRQ0_MARK,
  1947. };
  1948. static const unsigned int intc_ex_irq1_pins[] = {
  1949. /* IRQ1 */
  1950. RCAR_GP_PIN(1, 1),
  1951. };
  1952. static const unsigned int intc_ex_irq1_mux[] = {
  1953. IRQ1_MARK,
  1954. };
  1955. static const unsigned int intc_ex_irq2_pins[] = {
  1956. /* IRQ2 */
  1957. RCAR_GP_PIN(1, 2),
  1958. };
  1959. static const unsigned int intc_ex_irq2_mux[] = {
  1960. IRQ2_MARK,
  1961. };
  1962. static const unsigned int intc_ex_irq3_pins[] = {
  1963. /* IRQ3 */
  1964. RCAR_GP_PIN(1, 9),
  1965. };
  1966. static const unsigned int intc_ex_irq3_mux[] = {
  1967. IRQ3_MARK,
  1968. };
  1969. static const unsigned int intc_ex_irq4_pins[] = {
  1970. /* IRQ4 */
  1971. RCAR_GP_PIN(1, 10),
  1972. };
  1973. static const unsigned int intc_ex_irq4_mux[] = {
  1974. IRQ4_MARK,
  1975. };
  1976. static const unsigned int intc_ex_irq5_pins[] = {
  1977. /* IRQ5 */
  1978. RCAR_GP_PIN(0, 7),
  1979. };
  1980. static const unsigned int intc_ex_irq5_mux[] = {
  1981. IRQ5_MARK,
  1982. };
  1983. /* - MSIOF0 ----------------------------------------------------------------- */
  1984. static const unsigned int msiof0_clk_pins[] = {
  1985. /* SCK */
  1986. RCAR_GP_PIN(5, 10),
  1987. };
  1988. static const unsigned int msiof0_clk_mux[] = {
  1989. MSIOF0_SCK_MARK,
  1990. };
  1991. static const unsigned int msiof0_sync_pins[] = {
  1992. /* SYNC */
  1993. RCAR_GP_PIN(5, 13),
  1994. };
  1995. static const unsigned int msiof0_sync_mux[] = {
  1996. MSIOF0_SYNC_MARK,
  1997. };
  1998. static const unsigned int msiof0_ss1_pins[] = {
  1999. /* SS1 */
  2000. RCAR_GP_PIN(5, 14),
  2001. };
  2002. static const unsigned int msiof0_ss1_mux[] = {
  2003. MSIOF0_SS1_MARK,
  2004. };
  2005. static const unsigned int msiof0_ss2_pins[] = {
  2006. /* SS2 */
  2007. RCAR_GP_PIN(5, 15),
  2008. };
  2009. static const unsigned int msiof0_ss2_mux[] = {
  2010. MSIOF0_SS2_MARK,
  2011. };
  2012. static const unsigned int msiof0_txd_pins[] = {
  2013. /* TXD */
  2014. RCAR_GP_PIN(5, 12),
  2015. };
  2016. static const unsigned int msiof0_txd_mux[] = {
  2017. MSIOF0_TXD_MARK,
  2018. };
  2019. static const unsigned int msiof0_rxd_pins[] = {
  2020. /* RXD */
  2021. RCAR_GP_PIN(5, 11),
  2022. };
  2023. static const unsigned int msiof0_rxd_mux[] = {
  2024. MSIOF0_RXD_MARK,
  2025. };
  2026. /* - MSIOF1 ----------------------------------------------------------------- */
  2027. static const unsigned int msiof1_clk_pins[] = {
  2028. /* SCK */
  2029. RCAR_GP_PIN(1, 19),
  2030. };
  2031. static const unsigned int msiof1_clk_mux[] = {
  2032. MSIOF1_SCK_MARK,
  2033. };
  2034. static const unsigned int msiof1_sync_pins[] = {
  2035. /* SYNC */
  2036. RCAR_GP_PIN(1, 16),
  2037. };
  2038. static const unsigned int msiof1_sync_mux[] = {
  2039. MSIOF1_SYNC_MARK,
  2040. };
  2041. static const unsigned int msiof1_ss1_pins[] = {
  2042. /* SS1 */
  2043. RCAR_GP_PIN(1, 14),
  2044. };
  2045. static const unsigned int msiof1_ss1_mux[] = {
  2046. MSIOF1_SS1_MARK,
  2047. };
  2048. static const unsigned int msiof1_ss2_pins[] = {
  2049. /* SS2 */
  2050. RCAR_GP_PIN(1, 15),
  2051. };
  2052. static const unsigned int msiof1_ss2_mux[] = {
  2053. MSIOF1_SS2_MARK,
  2054. };
  2055. static const unsigned int msiof1_txd_pins[] = {
  2056. /* TXD */
  2057. RCAR_GP_PIN(1, 18),
  2058. };
  2059. static const unsigned int msiof1_txd_mux[] = {
  2060. MSIOF1_TXD_MARK,
  2061. };
  2062. static const unsigned int msiof1_rxd_pins[] = {
  2063. /* RXD */
  2064. RCAR_GP_PIN(1, 17),
  2065. };
  2066. static const unsigned int msiof1_rxd_mux[] = {
  2067. MSIOF1_RXD_MARK,
  2068. };
  2069. /* - MSIOF2 ----------------------------------------------------------------- */
  2070. static const unsigned int msiof2_clk_a_pins[] = {
  2071. /* SCK */
  2072. RCAR_GP_PIN(0, 8),
  2073. };
  2074. static const unsigned int msiof2_clk_a_mux[] = {
  2075. MSIOF2_SCK_A_MARK,
  2076. };
  2077. static const unsigned int msiof2_sync_a_pins[] = {
  2078. /* SYNC */
  2079. RCAR_GP_PIN(0, 9),
  2080. };
  2081. static const unsigned int msiof2_sync_a_mux[] = {
  2082. MSIOF2_SYNC_A_MARK,
  2083. };
  2084. static const unsigned int msiof2_ss1_a_pins[] = {
  2085. /* SS1 */
  2086. RCAR_GP_PIN(0, 15),
  2087. };
  2088. static const unsigned int msiof2_ss1_a_mux[] = {
  2089. MSIOF2_SS1_A_MARK,
  2090. };
  2091. static const unsigned int msiof2_ss2_a_pins[] = {
  2092. /* SS2 */
  2093. RCAR_GP_PIN(0, 14),
  2094. };
  2095. static const unsigned int msiof2_ss2_a_mux[] = {
  2096. MSIOF2_SS2_A_MARK,
  2097. };
  2098. static const unsigned int msiof2_txd_a_pins[] = {
  2099. /* TXD */
  2100. RCAR_GP_PIN(0, 11),
  2101. };
  2102. static const unsigned int msiof2_txd_a_mux[] = {
  2103. MSIOF2_TXD_A_MARK,
  2104. };
  2105. static const unsigned int msiof2_rxd_a_pins[] = {
  2106. /* RXD */
  2107. RCAR_GP_PIN(0, 10),
  2108. };
  2109. static const unsigned int msiof2_rxd_a_mux[] = {
  2110. MSIOF2_RXD_A_MARK,
  2111. };
  2112. static const unsigned int msiof2_clk_b_pins[] = {
  2113. /* SCK */
  2114. RCAR_GP_PIN(1, 13),
  2115. };
  2116. static const unsigned int msiof2_clk_b_mux[] = {
  2117. MSIOF2_SCK_B_MARK,
  2118. };
  2119. static const unsigned int msiof2_sync_b_pins[] = {
  2120. /* SYNC */
  2121. RCAR_GP_PIN(1, 10),
  2122. };
  2123. static const unsigned int msiof2_sync_b_mux[] = {
  2124. MSIOF2_SYNC_B_MARK,
  2125. };
  2126. static const unsigned int msiof2_ss1_b_pins[] = {
  2127. /* SS1 */
  2128. RCAR_GP_PIN(1, 16),
  2129. };
  2130. static const unsigned int msiof2_ss1_b_mux[] = {
  2131. MSIOF2_SS1_B_MARK,
  2132. };
  2133. static const unsigned int msiof2_ss2_b_pins[] = {
  2134. /* SS2 */
  2135. RCAR_GP_PIN(1, 12),
  2136. };
  2137. static const unsigned int msiof2_ss2_b_mux[] = {
  2138. MSIOF2_SS2_B_MARK,
  2139. };
  2140. static const unsigned int msiof2_txd_b_pins[] = {
  2141. /* TXD */
  2142. RCAR_GP_PIN(1, 15),
  2143. };
  2144. static const unsigned int msiof2_txd_b_mux[] = {
  2145. MSIOF2_TXD_B_MARK,
  2146. };
  2147. static const unsigned int msiof2_rxd_b_pins[] = {
  2148. /* RXD */
  2149. RCAR_GP_PIN(1, 14),
  2150. };
  2151. static const unsigned int msiof2_rxd_b_mux[] = {
  2152. MSIOF2_RXD_B_MARK,
  2153. };
  2154. /* - MSIOF3 ----------------------------------------------------------------- */
  2155. static const unsigned int msiof3_clk_a_pins[] = {
  2156. /* SCK */
  2157. RCAR_GP_PIN(0, 0),
  2158. };
  2159. static const unsigned int msiof3_clk_a_mux[] = {
  2160. MSIOF3_SCK_A_MARK,
  2161. };
  2162. static const unsigned int msiof3_sync_a_pins[] = {
  2163. /* SYNC */
  2164. RCAR_GP_PIN(0, 1),
  2165. };
  2166. static const unsigned int msiof3_sync_a_mux[] = {
  2167. MSIOF3_SYNC_A_MARK,
  2168. };
  2169. static const unsigned int msiof3_ss1_a_pins[] = {
  2170. /* SS1 */
  2171. RCAR_GP_PIN(0, 15),
  2172. };
  2173. static const unsigned int msiof3_ss1_a_mux[] = {
  2174. MSIOF3_SS1_A_MARK,
  2175. };
  2176. static const unsigned int msiof3_ss2_a_pins[] = {
  2177. /* SS2 */
  2178. RCAR_GP_PIN(0, 4),
  2179. };
  2180. static const unsigned int msiof3_ss2_a_mux[] = {
  2181. MSIOF3_SS2_A_MARK,
  2182. };
  2183. static const unsigned int msiof3_txd_a_pins[] = {
  2184. /* TXD */
  2185. RCAR_GP_PIN(0, 3),
  2186. };
  2187. static const unsigned int msiof3_txd_a_mux[] = {
  2188. MSIOF3_TXD_A_MARK,
  2189. };
  2190. static const unsigned int msiof3_rxd_a_pins[] = {
  2191. /* RXD */
  2192. RCAR_GP_PIN(0, 2),
  2193. };
  2194. static const unsigned int msiof3_rxd_a_mux[] = {
  2195. MSIOF3_RXD_A_MARK,
  2196. };
  2197. static const unsigned int msiof3_clk_b_pins[] = {
  2198. /* SCK */
  2199. RCAR_GP_PIN(1, 5),
  2200. };
  2201. static const unsigned int msiof3_clk_b_mux[] = {
  2202. MSIOF3_SCK_B_MARK,
  2203. };
  2204. static const unsigned int msiof3_sync_b_pins[] = {
  2205. /* SYNC */
  2206. RCAR_GP_PIN(1, 4),
  2207. };
  2208. static const unsigned int msiof3_sync_b_mux[] = {
  2209. MSIOF3_SYNC_B_MARK,
  2210. };
  2211. static const unsigned int msiof3_ss1_b_pins[] = {
  2212. /* SS1 */
  2213. RCAR_GP_PIN(1, 0),
  2214. };
  2215. static const unsigned int msiof3_ss1_b_mux[] = {
  2216. MSIOF3_SS1_B_MARK,
  2217. };
  2218. static const unsigned int msiof3_txd_b_pins[] = {
  2219. /* TXD */
  2220. RCAR_GP_PIN(1, 7),
  2221. };
  2222. static const unsigned int msiof3_txd_b_mux[] = {
  2223. MSIOF3_TXD_B_MARK,
  2224. };
  2225. static const unsigned int msiof3_rxd_b_pins[] = {
  2226. /* RXD */
  2227. RCAR_GP_PIN(1, 6),
  2228. };
  2229. static const unsigned int msiof3_rxd_b_mux[] = {
  2230. MSIOF3_RXD_B_MARK,
  2231. };
  2232. /* - PWM0 --------------------------------------------------------------------*/
  2233. static const unsigned int pwm0_a_pins[] = {
  2234. /* PWM */
  2235. RCAR_GP_PIN(2, 22),
  2236. };
  2237. static const unsigned int pwm0_a_mux[] = {
  2238. PWM0_A_MARK,
  2239. };
  2240. static const unsigned int pwm0_b_pins[] = {
  2241. /* PWM */
  2242. RCAR_GP_PIN(6, 3),
  2243. };
  2244. static const unsigned int pwm0_b_mux[] = {
  2245. PWM0_B_MARK,
  2246. };
  2247. /* - PWM1 --------------------------------------------------------------------*/
  2248. static const unsigned int pwm1_a_pins[] = {
  2249. /* PWM */
  2250. RCAR_GP_PIN(2, 23),
  2251. };
  2252. static const unsigned int pwm1_a_mux[] = {
  2253. PWM1_A_MARK,
  2254. };
  2255. static const unsigned int pwm1_b_pins[] = {
  2256. /* PWM */
  2257. RCAR_GP_PIN(6, 4),
  2258. };
  2259. static const unsigned int pwm1_b_mux[] = {
  2260. PWM1_B_MARK,
  2261. };
  2262. /* - PWM2 --------------------------------------------------------------------*/
  2263. static const unsigned int pwm2_a_pins[] = {
  2264. /* PWM */
  2265. RCAR_GP_PIN(1, 0),
  2266. };
  2267. static const unsigned int pwm2_a_mux[] = {
  2268. PWM2_A_MARK,
  2269. };
  2270. static const unsigned int pwm2_b_pins[] = {
  2271. /* PWM */
  2272. RCAR_GP_PIN(1, 4),
  2273. };
  2274. static const unsigned int pwm2_b_mux[] = {
  2275. PWM2_B_MARK,
  2276. };
  2277. static const unsigned int pwm2_c_pins[] = {
  2278. /* PWM */
  2279. RCAR_GP_PIN(6, 5),
  2280. };
  2281. static const unsigned int pwm2_c_mux[] = {
  2282. PWM2_C_MARK,
  2283. };
  2284. /* - PWM3 --------------------------------------------------------------------*/
  2285. static const unsigned int pwm3_a_pins[] = {
  2286. /* PWM */
  2287. RCAR_GP_PIN(1, 1),
  2288. };
  2289. static const unsigned int pwm3_a_mux[] = {
  2290. PWM3_A_MARK,
  2291. };
  2292. static const unsigned int pwm3_b_pins[] = {
  2293. /* PWM */
  2294. RCAR_GP_PIN(1, 5),
  2295. };
  2296. static const unsigned int pwm3_b_mux[] = {
  2297. PWM3_B_MARK,
  2298. };
  2299. static const unsigned int pwm3_c_pins[] = {
  2300. /* PWM */
  2301. RCAR_GP_PIN(6, 6),
  2302. };
  2303. static const unsigned int pwm3_c_mux[] = {
  2304. PWM3_C_MARK,
  2305. };
  2306. /* - PWM4 --------------------------------------------------------------------*/
  2307. static const unsigned int pwm4_a_pins[] = {
  2308. /* PWM */
  2309. RCAR_GP_PIN(1, 3),
  2310. };
  2311. static const unsigned int pwm4_a_mux[] = {
  2312. PWM4_A_MARK,
  2313. };
  2314. static const unsigned int pwm4_b_pins[] = {
  2315. /* PWM */
  2316. RCAR_GP_PIN(6, 7),
  2317. };
  2318. static const unsigned int pwm4_b_mux[] = {
  2319. PWM4_B_MARK,
  2320. };
  2321. /* - PWM5 --------------------------------------------------------------------*/
  2322. static const unsigned int pwm5_a_pins[] = {
  2323. /* PWM */
  2324. RCAR_GP_PIN(2, 24),
  2325. };
  2326. static const unsigned int pwm5_a_mux[] = {
  2327. PWM5_A_MARK,
  2328. };
  2329. static const unsigned int pwm5_b_pins[] = {
  2330. /* PWM */
  2331. RCAR_GP_PIN(6, 10),
  2332. };
  2333. static const unsigned int pwm5_b_mux[] = {
  2334. PWM5_B_MARK,
  2335. };
  2336. /* - PWM6 --------------------------------------------------------------------*/
  2337. static const unsigned int pwm6_a_pins[] = {
  2338. /* PWM */
  2339. RCAR_GP_PIN(2, 25),
  2340. };
  2341. static const unsigned int pwm6_a_mux[] = {
  2342. PWM6_A_MARK,
  2343. };
  2344. static const unsigned int pwm6_b_pins[] = {
  2345. /* PWM */
  2346. RCAR_GP_PIN(6, 11),
  2347. };
  2348. static const unsigned int pwm6_b_mux[] = {
  2349. PWM6_B_MARK,
  2350. };
  2351. /* - SCIF0 ------------------------------------------------------------------ */
  2352. static const unsigned int scif0_data_a_pins[] = {
  2353. /* RX, TX */
  2354. RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),
  2355. };
  2356. static const unsigned int scif0_data_a_mux[] = {
  2357. RX0_A_MARK, TX0_A_MARK,
  2358. };
  2359. static const unsigned int scif0_clk_a_pins[] = {
  2360. /* SCK */
  2361. RCAR_GP_PIN(5, 0),
  2362. };
  2363. static const unsigned int scif0_clk_a_mux[] = {
  2364. SCK0_A_MARK,
  2365. };
  2366. static const unsigned int scif0_ctrl_a_pins[] = {
  2367. /* RTS, CTS */
  2368. RCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 3),
  2369. };
  2370. static const unsigned int scif0_ctrl_a_mux[] = {
  2371. RTS0_N_A_MARK, CTS0_N_A_MARK,
  2372. };
  2373. static const unsigned int scif0_data_b_pins[] = {
  2374. /* RX, TX */
  2375. RCAR_GP_PIN(5, 17), RCAR_GP_PIN(5, 19),
  2376. };
  2377. static const unsigned int scif0_data_b_mux[] = {
  2378. RX0_B_MARK, TX0_B_MARK,
  2379. };
  2380. static const unsigned int scif0_clk_b_pins[] = {
  2381. /* SCK */
  2382. RCAR_GP_PIN(5, 18),
  2383. };
  2384. static const unsigned int scif0_clk_b_mux[] = {
  2385. SCK0_B_MARK,
  2386. };
  2387. /* - SCIF1 ------------------------------------------------------------------ */
  2388. static const unsigned int scif1_data_pins[] = {
  2389. /* RX, TX */
  2390. RCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),
  2391. };
  2392. static const unsigned int scif1_data_mux[] = {
  2393. RX1_MARK, TX1_MARK,
  2394. };
  2395. static const unsigned int scif1_clk_pins[] = {
  2396. /* SCK */
  2397. RCAR_GP_PIN(5, 16),
  2398. };
  2399. static const unsigned int scif1_clk_mux[] = {
  2400. SCK1_MARK,
  2401. };
  2402. static const unsigned int scif1_ctrl_pins[] = {
  2403. /* RTS, CTS */
  2404. RCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 7),
  2405. };
  2406. static const unsigned int scif1_ctrl_mux[] = {
  2407. RTS1_N_MARK, CTS1_N_MARK,
  2408. };
  2409. /* - SCIF2 ------------------------------------------------------------------ */
  2410. static const unsigned int scif2_data_a_pins[] = {
  2411. /* RX, TX */
  2412. RCAR_GP_PIN(5, 9), RCAR_GP_PIN(5, 8),
  2413. };
  2414. static const unsigned int scif2_data_a_mux[] = {
  2415. RX2_A_MARK, TX2_A_MARK,
  2416. };
  2417. static const unsigned int scif2_clk_a_pins[] = {
  2418. /* SCK */
  2419. RCAR_GP_PIN(5, 7),
  2420. };
  2421. static const unsigned int scif2_clk_a_mux[] = {
  2422. SCK2_A_MARK,
  2423. };
  2424. static const unsigned int scif2_data_b_pins[] = {
  2425. /* RX, TX */
  2426. RCAR_GP_PIN(5, 12), RCAR_GP_PIN(5, 11),
  2427. };
  2428. static const unsigned int scif2_data_b_mux[] = {
  2429. RX2_B_MARK, TX2_B_MARK,
  2430. };
  2431. /* - SCIF3 ------------------------------------------------------------------ */
  2432. static const unsigned int scif3_data_a_pins[] = {
  2433. /* RX, TX */
  2434. RCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),
  2435. };
  2436. static const unsigned int scif3_data_a_mux[] = {
  2437. RX3_A_MARK, TX3_A_MARK,
  2438. };
  2439. static const unsigned int scif3_clk_a_pins[] = {
  2440. /* SCK */
  2441. RCAR_GP_PIN(0, 1),
  2442. };
  2443. static const unsigned int scif3_clk_a_mux[] = {
  2444. SCK3_A_MARK,
  2445. };
  2446. static const unsigned int scif3_ctrl_a_pins[] = {
  2447. /* RTS, CTS */
  2448. RCAR_GP_PIN(0, 4), RCAR_GP_PIN(0, 7),
  2449. };
  2450. static const unsigned int scif3_ctrl_a_mux[] = {
  2451. RTS3_N_A_MARK, CTS3_N_A_MARK,
  2452. };
  2453. static const unsigned int scif3_data_b_pins[] = {
  2454. /* RX, TX */
  2455. RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),
  2456. };
  2457. static const unsigned int scif3_data_b_mux[] = {
  2458. RX3_B_MARK, TX3_B_MARK,
  2459. };
  2460. static const unsigned int scif3_data_c_pins[] = {
  2461. /* RX, TX */
  2462. RCAR_GP_PIN(2, 23), RCAR_GP_PIN(2, 22),
  2463. };
  2464. static const unsigned int scif3_data_c_mux[] = {
  2465. RX3_C_MARK, TX3_C_MARK,
  2466. };
  2467. static const unsigned int scif3_clk_c_pins[] = {
  2468. /* SCK */
  2469. RCAR_GP_PIN(2, 24),
  2470. };
  2471. static const unsigned int scif3_clk_c_mux[] = {
  2472. SCK3_C_MARK,
  2473. };
  2474. /* - SCIF4 ------------------------------------------------------------------ */
  2475. static const unsigned int scif4_data_a_pins[] = {
  2476. /* RX, TX */
  2477. RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),
  2478. };
  2479. static const unsigned int scif4_data_a_mux[] = {
  2480. RX4_A_MARK, TX4_A_MARK,
  2481. };
  2482. static const unsigned int scif4_clk_a_pins[] = {
  2483. /* SCK */
  2484. RCAR_GP_PIN(1, 5),
  2485. };
  2486. static const unsigned int scif4_clk_a_mux[] = {
  2487. SCK4_A_MARK,
  2488. };
  2489. static const unsigned int scif4_ctrl_a_pins[] = {
  2490. /* RTS, CTS */
  2491. RCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 3),
  2492. };
  2493. static const unsigned int scif4_ctrl_a_mux[] = {
  2494. RTS4_N_A_MARK, CTS4_N_A_MARK,
  2495. };
  2496. static const unsigned int scif4_data_b_pins[] = {
  2497. /* RX, TX */
  2498. RCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 12),
  2499. };
  2500. static const unsigned int scif4_data_b_mux[] = {
  2501. RX4_B_MARK, TX4_B_MARK,
  2502. };
  2503. static const unsigned int scif4_clk_b_pins[] = {
  2504. /* SCK */
  2505. RCAR_GP_PIN(0, 8),
  2506. };
  2507. static const unsigned int scif4_clk_b_mux[] = {
  2508. SCK4_B_MARK,
  2509. };
  2510. static const unsigned int scif4_data_c_pins[] = {
  2511. /* RX, TX */
  2512. RCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),
  2513. };
  2514. static const unsigned int scif4_data_c_mux[] = {
  2515. RX4_C_MARK, TX4_C_MARK,
  2516. };
  2517. static const unsigned int scif4_ctrl_c_pins[] = {
  2518. /* RTS, CTS */
  2519. RCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 0),
  2520. };
  2521. static const unsigned int scif4_ctrl_c_mux[] = {
  2522. RTS4_N_C_MARK, CTS4_N_C_MARK,
  2523. };
  2524. /* - SCIF5 ------------------------------------------------------------------ */
  2525. static const unsigned int scif5_data_a_pins[] = {
  2526. /* RX, TX */
  2527. RCAR_GP_PIN(1, 12), RCAR_GP_PIN(1, 9),
  2528. };
  2529. static const unsigned int scif5_data_a_mux[] = {
  2530. RX5_A_MARK, TX5_A_MARK,
  2531. };
  2532. static const unsigned int scif5_clk_a_pins[] = {
  2533. /* SCK */
  2534. RCAR_GP_PIN(1, 13),
  2535. };
  2536. static const unsigned int scif5_clk_a_mux[] = {
  2537. SCK5_A_MARK,
  2538. };
  2539. static const unsigned int scif5_data_b_pins[] = {
  2540. /* RX, TX */
  2541. RCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 24),
  2542. };
  2543. static const unsigned int scif5_data_b_mux[] = {
  2544. RX5_B_MARK, TX5_B_MARK,
  2545. };
  2546. static const unsigned int scif5_data_c_pins[] = {
  2547. /* RX, TX */
  2548. RCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),
  2549. };
  2550. static const unsigned int scif5_data_c_mux[] = {
  2551. RX5_C_MARK, TX5_C_MARK,
  2552. };
  2553. /* - SCIF Clock ------------------------------------------------------------- */
  2554. static const unsigned int scif_clk_a_pins[] = {
  2555. /* SCIF_CLK */
  2556. RCAR_GP_PIN(5, 3),
  2557. };
  2558. static const unsigned int scif_clk_a_mux[] = {
  2559. SCIF_CLK_A_MARK,
  2560. };
  2561. static const unsigned int scif_clk_b_pins[] = {
  2562. /* SCIF_CLK */
  2563. RCAR_GP_PIN(5, 7),
  2564. };
  2565. static const unsigned int scif_clk_b_mux[] = {
  2566. SCIF_CLK_B_MARK,
  2567. };
  2568. /* - SDHI0 ------------------------------------------------------------------ */
  2569. static const unsigned int sdhi0_data1_pins[] = {
  2570. /* D0 */
  2571. RCAR_GP_PIN(3, 2),
  2572. };
  2573. static const unsigned int sdhi0_data1_mux[] = {
  2574. SD0_DAT0_MARK,
  2575. };
  2576. static const unsigned int sdhi0_data4_pins[] = {
  2577. /* D[0:3] */
  2578. RCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 3),
  2579. RCAR_GP_PIN(3, 4), RCAR_GP_PIN(3, 5),
  2580. };
  2581. static const unsigned int sdhi0_data4_mux[] = {
  2582. SD0_DAT0_MARK, SD0_DAT1_MARK,
  2583. SD0_DAT2_MARK, SD0_DAT3_MARK,
  2584. };
  2585. static const unsigned int sdhi0_ctrl_pins[] = {
  2586. /* CLK, CMD */
  2587. RCAR_GP_PIN(3, 0), RCAR_GP_PIN(3, 1),
  2588. };
  2589. static const unsigned int sdhi0_ctrl_mux[] = {
  2590. SD0_CLK_MARK, SD0_CMD_MARK,
  2591. };
  2592. static const unsigned int sdhi0_cd_pins[] = {
  2593. /* CD */
  2594. RCAR_GP_PIN(3, 12),
  2595. };
  2596. static const unsigned int sdhi0_cd_mux[] = {
  2597. SD0_CD_MARK,
  2598. };
  2599. static const unsigned int sdhi0_wp_pins[] = {
  2600. /* WP */
  2601. RCAR_GP_PIN(3, 13),
  2602. };
  2603. static const unsigned int sdhi0_wp_mux[] = {
  2604. SD0_WP_MARK,
  2605. };
  2606. /* - SDHI1 ------------------------------------------------------------------ */
  2607. static const unsigned int sdhi1_data1_pins[] = {
  2608. /* D0 */
  2609. RCAR_GP_PIN(3, 8),
  2610. };
  2611. static const unsigned int sdhi1_data1_mux[] = {
  2612. SD1_DAT0_MARK,
  2613. };
  2614. static const unsigned int sdhi1_data4_pins[] = {
  2615. /* D[0:3] */
  2616. RCAR_GP_PIN(3, 8), RCAR_GP_PIN(3, 9),
  2617. RCAR_GP_PIN(3, 10), RCAR_GP_PIN(3, 11),
  2618. };
  2619. static const unsigned int sdhi1_data4_mux[] = {
  2620. SD1_DAT0_MARK, SD1_DAT1_MARK,
  2621. SD1_DAT2_MARK, SD1_DAT3_MARK,
  2622. };
  2623. static const unsigned int sdhi1_ctrl_pins[] = {
  2624. /* CLK, CMD */
  2625. RCAR_GP_PIN(3, 6), RCAR_GP_PIN(3, 7),
  2626. };
  2627. static const unsigned int sdhi1_ctrl_mux[] = {
  2628. SD1_CLK_MARK, SD1_CMD_MARK,
  2629. };
  2630. static const unsigned int sdhi1_cd_pins[] = {
  2631. /* CD */
  2632. RCAR_GP_PIN(3, 14),
  2633. };
  2634. static const unsigned int sdhi1_cd_mux[] = {
  2635. SD1_CD_MARK,
  2636. };
  2637. static const unsigned int sdhi1_wp_pins[] = {
  2638. /* WP */
  2639. RCAR_GP_PIN(3, 15),
  2640. };
  2641. static const unsigned int sdhi1_wp_mux[] = {
  2642. SD1_WP_MARK,
  2643. };
  2644. /* - SDHI3 ------------------------------------------------------------------ */
  2645. static const unsigned int sdhi3_data1_pins[] = {
  2646. /* D0 */
  2647. RCAR_GP_PIN(4, 2),
  2648. };
  2649. static const unsigned int sdhi3_data1_mux[] = {
  2650. SD3_DAT0_MARK,
  2651. };
  2652. static const unsigned int sdhi3_data4_pins[] = {
  2653. /* D[0:3] */
  2654. RCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),
  2655. RCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),
  2656. };
  2657. static const unsigned int sdhi3_data4_mux[] = {
  2658. SD3_DAT0_MARK, SD3_DAT1_MARK,
  2659. SD3_DAT2_MARK, SD3_DAT3_MARK,
  2660. };
  2661. static const unsigned int sdhi3_data8_pins[] = {
  2662. /* D[0:7] */
  2663. RCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),
  2664. RCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),
  2665. RCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),
  2666. RCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),
  2667. };
  2668. static const unsigned int sdhi3_data8_mux[] = {
  2669. SD3_DAT0_MARK, SD3_DAT1_MARK,
  2670. SD3_DAT2_MARK, SD3_DAT3_MARK,
  2671. SD3_DAT4_MARK, SD3_DAT5_MARK,
  2672. SD3_DAT6_MARK, SD3_DAT7_MARK,
  2673. };
  2674. static const unsigned int sdhi3_ctrl_pins[] = {
  2675. /* CLK, CMD */
  2676. RCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),
  2677. };
  2678. static const unsigned int sdhi3_ctrl_mux[] = {
  2679. SD3_CLK_MARK, SD3_CMD_MARK,
  2680. };
  2681. static const unsigned int sdhi3_cd_pins[] = {
  2682. /* CD */
  2683. RCAR_GP_PIN(3, 12),
  2684. };
  2685. static const unsigned int sdhi3_cd_mux[] = {
  2686. SD3_CD_MARK,
  2687. };
  2688. static const unsigned int sdhi3_wp_pins[] = {
  2689. /* WP */
  2690. RCAR_GP_PIN(3, 13),
  2691. };
  2692. static const unsigned int sdhi3_wp_mux[] = {
  2693. SD3_WP_MARK,
  2694. };
  2695. static const unsigned int sdhi3_ds_pins[] = {
  2696. /* DS */
  2697. RCAR_GP_PIN(4, 10),
  2698. };
  2699. static const unsigned int sdhi3_ds_mux[] = {
  2700. SD3_DS_MARK,
  2701. };
  2702. /* - SSI -------------------------------------------------------------------- */
  2703. static const unsigned int ssi0_data_pins[] = {
  2704. /* SDATA */
  2705. RCAR_GP_PIN(6, 2),
  2706. };
  2707. static const unsigned int ssi0_data_mux[] = {
  2708. SSI_SDATA0_MARK,
  2709. };
  2710. static const unsigned int ssi01239_ctrl_pins[] = {
  2711. /* SCK, WS */
  2712. RCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),
  2713. };
  2714. static const unsigned int ssi01239_ctrl_mux[] = {
  2715. SSI_SCK01239_MARK, SSI_WS01239_MARK,
  2716. };
  2717. static const unsigned int ssi1_data_pins[] = {
  2718. /* SDATA */
  2719. RCAR_GP_PIN(6, 3),
  2720. };
  2721. static const unsigned int ssi1_data_mux[] = {
  2722. SSI_SDATA1_MARK,
  2723. };
  2724. static const unsigned int ssi1_ctrl_pins[] = {
  2725. /* SCK, WS */
  2726. RCAR_GP_PIN(3, 14), RCAR_GP_PIN(3, 15),
  2727. };
  2728. static const unsigned int ssi1_ctrl_mux[] = {
  2729. SSI_SCK1_MARK, SSI_WS1_MARK,
  2730. };
  2731. static const unsigned int ssi2_data_pins[] = {
  2732. /* SDATA */
  2733. RCAR_GP_PIN(6, 4),
  2734. };
  2735. static const unsigned int ssi2_data_mux[] = {
  2736. SSI_SDATA2_MARK,
  2737. };
  2738. static const unsigned int ssi2_ctrl_a_pins[] = {
  2739. /* SCK, WS */
  2740. RCAR_GP_PIN(5, 1), RCAR_GP_PIN(5, 2),
  2741. };
  2742. static const unsigned int ssi2_ctrl_a_mux[] = {
  2743. SSI_SCK2_A_MARK, SSI_WS2_A_MARK,
  2744. };
  2745. static const unsigned int ssi2_ctrl_b_pins[] = {
  2746. /* SCK, WS */
  2747. RCAR_GP_PIN(3, 12), RCAR_GP_PIN(3, 13),
  2748. };
  2749. static const unsigned int ssi2_ctrl_b_mux[] = {
  2750. SSI_SCK2_B_MARK, SSI_WS2_B_MARK,
  2751. };
  2752. static const unsigned int ssi3_data_pins[] = {
  2753. /* SDATA */
  2754. RCAR_GP_PIN(6, 7),
  2755. };
  2756. static const unsigned int ssi3_data_mux[] = {
  2757. SSI_SDATA3_MARK,
  2758. };
  2759. static const unsigned int ssi349_ctrl_pins[] = {
  2760. /* SCK, WS */
  2761. RCAR_GP_PIN(6, 5), RCAR_GP_PIN(6, 6),
  2762. };
  2763. static const unsigned int ssi349_ctrl_mux[] = {
  2764. SSI_SCK349_MARK, SSI_WS349_MARK,
  2765. };
  2766. static const unsigned int ssi4_data_pins[] = {
  2767. /* SDATA */
  2768. RCAR_GP_PIN(6, 10),
  2769. };
  2770. static const unsigned int ssi4_data_mux[] = {
  2771. SSI_SDATA4_MARK,
  2772. };
  2773. static const unsigned int ssi4_ctrl_pins[] = {
  2774. /* SCK, WS */
  2775. RCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 15),
  2776. };
  2777. static const unsigned int ssi4_ctrl_mux[] = {
  2778. SSI_SCK4_MARK, SSI_WS4_MARK,
  2779. };
  2780. static const unsigned int ssi5_data_pins[] = {
  2781. /* SDATA */
  2782. RCAR_GP_PIN(6, 13),
  2783. };
  2784. static const unsigned int ssi5_data_mux[] = {
  2785. SSI_SDATA5_MARK,
  2786. };
  2787. static const unsigned int ssi5_ctrl_pins[] = {
  2788. /* SCK, WS */
  2789. RCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),
  2790. };
  2791. static const unsigned int ssi5_ctrl_mux[] = {
  2792. SSI_SCK5_MARK, SSI_WS5_MARK,
  2793. };
  2794. static const unsigned int ssi6_data_pins[] = {
  2795. /* SDATA */
  2796. RCAR_GP_PIN(6, 16),
  2797. };
  2798. static const unsigned int ssi6_data_mux[] = {
  2799. SSI_SDATA6_MARK,
  2800. };
  2801. static const unsigned int ssi6_ctrl_pins[] = {
  2802. /* SCK, WS */
  2803. RCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 15),
  2804. };
  2805. static const unsigned int ssi6_ctrl_mux[] = {
  2806. SSI_SCK6_MARK, SSI_WS6_MARK,
  2807. };
  2808. static const unsigned int ssi7_data_pins[] = {
  2809. /* SDATA */
  2810. RCAR_GP_PIN(5, 12),
  2811. };
  2812. static const unsigned int ssi7_data_mux[] = {
  2813. SSI_SDATA7_MARK,
  2814. };
  2815. static const unsigned int ssi78_ctrl_pins[] = {
  2816. /* SCK, WS */
  2817. RCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),
  2818. };
  2819. static const unsigned int ssi78_ctrl_mux[] = {
  2820. SSI_SCK78_MARK, SSI_WS78_MARK,
  2821. };
  2822. static const unsigned int ssi8_data_pins[] = {
  2823. /* SDATA */
  2824. RCAR_GP_PIN(5, 13),
  2825. };
  2826. static const unsigned int ssi8_data_mux[] = {
  2827. SSI_SDATA8_MARK,
  2828. };
  2829. static const unsigned int ssi9_data_pins[] = {
  2830. /* SDATA */
  2831. RCAR_GP_PIN(5, 16),
  2832. };
  2833. static const unsigned int ssi9_data_mux[] = {
  2834. SSI_SDATA9_MARK,
  2835. };
  2836. static const unsigned int ssi9_ctrl_a_pins[] = {
  2837. /* SCK, WS */
  2838. RCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 10),
  2839. };
  2840. static const unsigned int ssi9_ctrl_a_mux[] = {
  2841. SSI_SCK9_A_MARK, SSI_WS9_A_MARK,
  2842. };
  2843. static const unsigned int ssi9_ctrl_b_pins[] = {
  2844. /* SCK, WS */
  2845. RCAR_GP_PIN(5, 5), RCAR_GP_PIN(5, 6),
  2846. };
  2847. static const unsigned int ssi9_ctrl_b_mux[] = {
  2848. SSI_SCK9_B_MARK, SSI_WS9_B_MARK,
  2849. };
  2850. /* - TMU -------------------------------------------------------------------- */
  2851. static const unsigned int tmu_tclk1_a_pins[] = {
  2852. /* TCLK */
  2853. RCAR_GP_PIN(3, 12),
  2854. };
  2855. static const unsigned int tmu_tclk1_a_mux[] = {
  2856. TCLK1_A_MARK,
  2857. };
  2858. static const unsigned int tmu_tclk1_b_pins[] = {
  2859. /* TCLK */
  2860. RCAR_GP_PIN(5, 17),
  2861. };
  2862. static const unsigned int tmu_tclk1_b_mux[] = {
  2863. TCLK1_B_MARK,
  2864. };
  2865. static const unsigned int tmu_tclk2_a_pins[] = {
  2866. /* TCLK */
  2867. RCAR_GP_PIN(3, 13),
  2868. };
  2869. static const unsigned int tmu_tclk2_a_mux[] = {
  2870. TCLK2_A_MARK,
  2871. };
  2872. static const unsigned int tmu_tclk2_b_pins[] = {
  2873. /* TCLK */
  2874. RCAR_GP_PIN(5, 18),
  2875. };
  2876. static const unsigned int tmu_tclk2_b_mux[] = {
  2877. TCLK2_B_MARK,
  2878. };
  2879. /* - USB0 ------------------------------------------------------------------- */
  2880. static const unsigned int usb0_a_pins[] = {
  2881. /* PWEN, OVC */
  2882. RCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 9),
  2883. };
  2884. static const unsigned int usb0_a_mux[] = {
  2885. USB0_PWEN_A_MARK, USB0_OVC_A_MARK,
  2886. };
  2887. static const unsigned int usb0_b_pins[] = {
  2888. /* PWEN, OVC */
  2889. RCAR_GP_PIN(6, 11), RCAR_GP_PIN(6, 12),
  2890. };
  2891. static const unsigned int usb0_b_mux[] = {
  2892. USB0_PWEN_B_MARK, USB0_OVC_B_MARK,
  2893. };
  2894. static const unsigned int usb0_id_pins[] = {
  2895. /* ID */
  2896. RCAR_GP_PIN(5, 0)
  2897. };
  2898. static const unsigned int usb0_id_mux[] = {
  2899. USB0_ID_MARK,
  2900. };
  2901. /* - USB30 ------------------------------------------------------------------ */
  2902. static const unsigned int usb30_pins[] = {
  2903. /* PWEN, OVC */
  2904. RCAR_GP_PIN(6, 17), RCAR_GP_PIN(6, 9),
  2905. };
  2906. static const unsigned int usb30_mux[] = {
  2907. USB30_PWEN_MARK, USB30_OVC_MARK,
  2908. };
  2909. static const unsigned int usb30_id_pins[] = {
  2910. /* ID */
  2911. RCAR_GP_PIN(5, 0),
  2912. };
  2913. static const unsigned int usb30_id_mux[] = {
  2914. USB3HS0_ID_MARK,
  2915. };
  2916. /* - VIN4 ------------------------------------------------------------------- */
  2917. static const unsigned int vin4_data18_a_pins[] = {
  2918. RCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),
  2919. RCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),
  2920. RCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),
  2921. RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),
  2922. RCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 10),
  2923. RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),
  2924. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),
  2925. RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),
  2926. RCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),
  2927. };
  2928. static const unsigned int vin4_data18_a_mux[] = {
  2929. VI4_DATA2_A_MARK, VI4_DATA3_A_MARK,
  2930. VI4_DATA4_A_MARK, VI4_DATA5_A_MARK,
  2931. VI4_DATA6_A_MARK, VI4_DATA7_A_MARK,
  2932. VI4_DATA10_MARK, VI4_DATA11_MARK,
  2933. VI4_DATA12_MARK, VI4_DATA13_MARK,
  2934. VI4_DATA14_MARK, VI4_DATA15_MARK,
  2935. VI4_DATA18_MARK, VI4_DATA19_MARK,
  2936. VI4_DATA20_MARK, VI4_DATA21_MARK,
  2937. VI4_DATA22_MARK, VI4_DATA23_MARK,
  2938. };
  2939. static const union vin_data vin4_data_a_pins = {
  2940. .data24 = {
  2941. RCAR_GP_PIN(2, 6), RCAR_GP_PIN(2, 7),
  2942. RCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),
  2943. RCAR_GP_PIN(2, 10), RCAR_GP_PIN(2, 11),
  2944. RCAR_GP_PIN(2, 12), RCAR_GP_PIN(2, 13),
  2945. RCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),
  2946. RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),
  2947. RCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 10),
  2948. RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),
  2949. RCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 12),
  2950. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),
  2951. RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),
  2952. RCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),
  2953. },
  2954. };
  2955. static const union vin_data vin4_data_a_mux = {
  2956. .data24 = {
  2957. VI4_DATA0_A_MARK, VI4_DATA1_A_MARK,
  2958. VI4_DATA2_A_MARK, VI4_DATA3_A_MARK,
  2959. VI4_DATA4_A_MARK, VI4_DATA5_A_MARK,
  2960. VI4_DATA6_A_MARK, VI4_DATA7_A_MARK,
  2961. VI4_DATA8_MARK, VI4_DATA9_MARK,
  2962. VI4_DATA10_MARK, VI4_DATA11_MARK,
  2963. VI4_DATA12_MARK, VI4_DATA13_MARK,
  2964. VI4_DATA14_MARK, VI4_DATA15_MARK,
  2965. VI4_DATA16_MARK, VI4_DATA17_MARK,
  2966. VI4_DATA18_MARK, VI4_DATA19_MARK,
  2967. VI4_DATA20_MARK, VI4_DATA21_MARK,
  2968. VI4_DATA22_MARK, VI4_DATA23_MARK,
  2969. },
  2970. };
  2971. static const unsigned int vin4_data18_b_pins[] = {
  2972. RCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),
  2973. RCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),
  2974. RCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),
  2975. RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),
  2976. RCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 10),
  2977. RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),
  2978. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),
  2979. RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),
  2980. RCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),
  2981. };
  2982. static const unsigned int vin4_data18_b_mux[] = {
  2983. VI4_DATA2_B_MARK, VI4_DATA3_B_MARK,
  2984. VI4_DATA4_B_MARK, VI4_DATA5_B_MARK,
  2985. VI4_DATA6_B_MARK, VI4_DATA7_B_MARK,
  2986. VI4_DATA10_MARK, VI4_DATA11_MARK,
  2987. VI4_DATA12_MARK, VI4_DATA13_MARK,
  2988. VI4_DATA14_MARK, VI4_DATA15_MARK,
  2989. VI4_DATA18_MARK, VI4_DATA19_MARK,
  2990. VI4_DATA20_MARK, VI4_DATA21_MARK,
  2991. VI4_DATA22_MARK, VI4_DATA23_MARK,
  2992. };
  2993. static const union vin_data vin4_data_b_pins = {
  2994. .data24 = {
  2995. RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 11),
  2996. RCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),
  2997. RCAR_GP_PIN(0, 5), RCAR_GP_PIN(0, 6),
  2998. RCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),
  2999. RCAR_GP_PIN(1, 4), RCAR_GP_PIN(1, 5),
  3000. RCAR_GP_PIN(1, 6), RCAR_GP_PIN(1, 7),
  3001. RCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 10),
  3002. RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 14),
  3003. RCAR_GP_PIN(1, 9), RCAR_GP_PIN(1, 12),
  3004. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),
  3005. RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),
  3006. RCAR_GP_PIN(1, 19), RCAR_GP_PIN(0, 1),
  3007. },
  3008. };
  3009. static const union vin_data vin4_data_b_mux = {
  3010. .data24 = {
  3011. VI4_DATA0_B_MARK, VI4_DATA1_B_MARK,
  3012. VI4_DATA2_B_MARK, VI4_DATA3_B_MARK,
  3013. VI4_DATA4_B_MARK, VI4_DATA5_B_MARK,
  3014. VI4_DATA6_B_MARK, VI4_DATA7_B_MARK,
  3015. VI4_DATA8_MARK, VI4_DATA9_MARK,
  3016. VI4_DATA10_MARK, VI4_DATA11_MARK,
  3017. VI4_DATA12_MARK, VI4_DATA13_MARK,
  3018. VI4_DATA14_MARK, VI4_DATA15_MARK,
  3019. VI4_DATA16_MARK, VI4_DATA17_MARK,
  3020. VI4_DATA18_MARK, VI4_DATA19_MARK,
  3021. VI4_DATA20_MARK, VI4_DATA21_MARK,
  3022. VI4_DATA22_MARK, VI4_DATA23_MARK,
  3023. },
  3024. };
  3025. static const unsigned int vin4_sync_pins[] = {
  3026. /* HSYNC, VSYNC */
  3027. RCAR_GP_PIN(2, 25), RCAR_GP_PIN(2, 24),
  3028. };
  3029. static const unsigned int vin4_sync_mux[] = {
  3030. VI4_HSYNC_N_MARK, VI4_VSYNC_N_MARK,
  3031. };
  3032. static const unsigned int vin4_field_pins[] = {
  3033. RCAR_GP_PIN(2, 23),
  3034. };
  3035. static const unsigned int vin4_field_mux[] = {
  3036. VI4_FIELD_MARK,
  3037. };
  3038. static const unsigned int vin4_clkenb_pins[] = {
  3039. RCAR_GP_PIN(1, 2),
  3040. };
  3041. static const unsigned int vin4_clkenb_mux[] = {
  3042. VI4_CLKENB_MARK,
  3043. };
  3044. static const unsigned int vin4_clk_pins[] = {
  3045. RCAR_GP_PIN(2, 22),
  3046. };
  3047. static const unsigned int vin4_clk_mux[] = {
  3048. VI4_CLK_MARK,
  3049. };
  3050. /* - VIN5 ------------------------------------------------------------------- */
  3051. static const union vin_data16 vin5_data_a_pins = {
  3052. .data16 = {
  3053. RCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 2),
  3054. RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 12),
  3055. RCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),
  3056. RCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 18),
  3057. RCAR_GP_PIN(0, 12), RCAR_GP_PIN(0, 13),
  3058. RCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 11),
  3059. RCAR_GP_PIN(0, 8), RCAR_GP_PIN(0, 10),
  3060. RCAR_GP_PIN(0, 2), RCAR_GP_PIN(0, 3),
  3061. },
  3062. };
  3063. static const union vin_data16 vin5_data_a_mux = {
  3064. .data16 = {
  3065. VI5_DATA0_A_MARK, VI5_DATA1_A_MARK,
  3066. VI5_DATA2_A_MARK, VI5_DATA3_A_MARK,
  3067. VI5_DATA4_A_MARK, VI5_DATA5_A_MARK,
  3068. VI5_DATA6_A_MARK, VI5_DATA7_A_MARK,
  3069. VI5_DATA8_A_MARK, VI5_DATA9_A_MARK,
  3070. VI5_DATA10_A_MARK, VI5_DATA11_A_MARK,
  3071. VI5_DATA12_A_MARK, VI5_DATA13_A_MARK,
  3072. VI5_DATA14_A_MARK, VI5_DATA15_A_MARK,
  3073. },
  3074. };
  3075. static const unsigned int vin5_data8_b_pins[] = {
  3076. RCAR_GP_PIN(2, 23), RCAR_GP_PIN(0, 4),
  3077. RCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 12),
  3078. RCAR_GP_PIN(0, 13), RCAR_GP_PIN(0, 14),
  3079. RCAR_GP_PIN(0, 16), RCAR_GP_PIN(0, 17),
  3080. };
  3081. static const unsigned int vin5_data8_b_mux[] = {
  3082. VI5_DATA0_B_MARK, VI5_DATA1_B_MARK,
  3083. VI5_DATA2_B_MARK, VI5_DATA3_B_MARK,
  3084. VI5_DATA4_B_MARK, VI5_DATA5_B_MARK,
  3085. VI5_DATA6_B_MARK, VI5_DATA7_B_MARK,
  3086. };
  3087. static const unsigned int vin5_sync_a_pins[] = {
  3088. /* HSYNC_N, VSYNC_N */
  3089. RCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 9),
  3090. };
  3091. static const unsigned int vin5_sync_a_mux[] = {
  3092. VI5_HSYNC_N_A_MARK, VI5_VSYNC_N_A_MARK,
  3093. };
  3094. static const unsigned int vin5_field_a_pins[] = {
  3095. RCAR_GP_PIN(1, 10),
  3096. };
  3097. static const unsigned int vin5_field_a_mux[] = {
  3098. VI5_FIELD_A_MARK,
  3099. };
  3100. static const unsigned int vin5_clkenb_a_pins[] = {
  3101. RCAR_GP_PIN(0, 1),
  3102. };
  3103. static const unsigned int vin5_clkenb_a_mux[] = {
  3104. VI5_CLKENB_A_MARK,
  3105. };
  3106. static const unsigned int vin5_clk_a_pins[] = {
  3107. RCAR_GP_PIN(1, 0),
  3108. };
  3109. static const unsigned int vin5_clk_a_mux[] = {
  3110. VI5_CLK_A_MARK,
  3111. };
  3112. static const unsigned int vin5_clk_b_pins[] = {
  3113. RCAR_GP_PIN(2, 22),
  3114. };
  3115. static const unsigned int vin5_clk_b_mux[] = {
  3116. VI5_CLK_B_MARK,
  3117. };
  3118. static const struct {
  3119. struct sh_pfc_pin_group common[247];
  3120. struct sh_pfc_pin_group automotive[21];
  3121. } pinmux_groups = {
  3122. .common = {
  3123. SH_PFC_PIN_GROUP(audio_clk_a),
  3124. SH_PFC_PIN_GROUP(audio_clk_b_a),
  3125. SH_PFC_PIN_GROUP(audio_clk_b_b),
  3126. SH_PFC_PIN_GROUP(audio_clk_b_c),
  3127. SH_PFC_PIN_GROUP(audio_clk_c_a),
  3128. SH_PFC_PIN_GROUP(audio_clk_c_b),
  3129. SH_PFC_PIN_GROUP(audio_clk_c_c),
  3130. SH_PFC_PIN_GROUP(audio_clkout_a),
  3131. SH_PFC_PIN_GROUP(audio_clkout_b),
  3132. SH_PFC_PIN_GROUP(audio_clkout1_a),
  3133. SH_PFC_PIN_GROUP(audio_clkout1_b),
  3134. SH_PFC_PIN_GROUP(audio_clkout1_c),
  3135. SH_PFC_PIN_GROUP(audio_clkout2_a),
  3136. SH_PFC_PIN_GROUP(audio_clkout2_b),
  3137. SH_PFC_PIN_GROUP(audio_clkout2_c),
  3138. SH_PFC_PIN_GROUP(audio_clkout3_a),
  3139. SH_PFC_PIN_GROUP(audio_clkout3_b),
  3140. SH_PFC_PIN_GROUP(audio_clkout3_c),
  3141. SH_PFC_PIN_GROUP(avb_link),
  3142. SH_PFC_PIN_GROUP(avb_magic),
  3143. SH_PFC_PIN_GROUP(avb_phy_int),
  3144. SH_PFC_PIN_GROUP(avb_mii),
  3145. SH_PFC_PIN_GROUP(avb_avtp_pps),
  3146. SH_PFC_PIN_GROUP(avb_avtp_match),
  3147. SH_PFC_PIN_GROUP(avb_avtp_capture),
  3148. SH_PFC_PIN_GROUP(can0_data),
  3149. SH_PFC_PIN_GROUP(can1_data),
  3150. SH_PFC_PIN_GROUP(can_clk),
  3151. SH_PFC_PIN_GROUP(canfd0_data),
  3152. SH_PFC_PIN_GROUP(canfd1_data),
  3153. SH_PFC_PIN_GROUP(du_rgb666),
  3154. SH_PFC_PIN_GROUP(du_rgb888),
  3155. SH_PFC_PIN_GROUP(du_clk_in_0),
  3156. SH_PFC_PIN_GROUP(du_clk_in_1),
  3157. SH_PFC_PIN_GROUP(du_clk_out_0),
  3158. SH_PFC_PIN_GROUP(du_sync),
  3159. SH_PFC_PIN_GROUP(du_disp_cde),
  3160. SH_PFC_PIN_GROUP(du_cde),
  3161. SH_PFC_PIN_GROUP(du_disp),
  3162. SH_PFC_PIN_GROUP(hscif0_data_a),
  3163. SH_PFC_PIN_GROUP(hscif0_clk_a),
  3164. SH_PFC_PIN_GROUP(hscif0_ctrl_a),
  3165. SH_PFC_PIN_GROUP(hscif0_data_b),
  3166. SH_PFC_PIN_GROUP(hscif0_clk_b),
  3167. SH_PFC_PIN_GROUP(hscif1_data_a),
  3168. SH_PFC_PIN_GROUP(hscif1_clk_a),
  3169. SH_PFC_PIN_GROUP(hscif1_data_b),
  3170. SH_PFC_PIN_GROUP(hscif1_clk_b),
  3171. SH_PFC_PIN_GROUP(hscif1_ctrl_b),
  3172. SH_PFC_PIN_GROUP(hscif2_data_a),
  3173. SH_PFC_PIN_GROUP(hscif2_clk_a),
  3174. SH_PFC_PIN_GROUP(hscif2_ctrl_a),
  3175. SH_PFC_PIN_GROUP(hscif2_data_b),
  3176. SH_PFC_PIN_GROUP(hscif3_data_a),
  3177. SH_PFC_PIN_GROUP(hscif3_data_b),
  3178. SH_PFC_PIN_GROUP(hscif3_clk_b),
  3179. SH_PFC_PIN_GROUP(hscif3_data_c),
  3180. SH_PFC_PIN_GROUP(hscif3_clk_c),
  3181. SH_PFC_PIN_GROUP(hscif3_ctrl_c),
  3182. SH_PFC_PIN_GROUP(hscif3_data_d),
  3183. SH_PFC_PIN_GROUP(hscif3_data_e),
  3184. SH_PFC_PIN_GROUP(hscif3_ctrl_e),
  3185. SH_PFC_PIN_GROUP(hscif4_data_a),
  3186. SH_PFC_PIN_GROUP(hscif4_clk_a),
  3187. SH_PFC_PIN_GROUP(hscif4_ctrl_a),
  3188. SH_PFC_PIN_GROUP(hscif4_data_b),
  3189. SH_PFC_PIN_GROUP(hscif4_clk_b),
  3190. SH_PFC_PIN_GROUP(hscif4_data_c),
  3191. SH_PFC_PIN_GROUP(hscif4_data_d),
  3192. SH_PFC_PIN_GROUP(hscif4_data_e),
  3193. SH_PFC_PIN_GROUP(i2c1_a),
  3194. SH_PFC_PIN_GROUP(i2c1_b),
  3195. SH_PFC_PIN_GROUP(i2c1_c),
  3196. SH_PFC_PIN_GROUP(i2c1_d),
  3197. SH_PFC_PIN_GROUP(i2c2_a),
  3198. SH_PFC_PIN_GROUP(i2c2_b),
  3199. SH_PFC_PIN_GROUP(i2c2_c),
  3200. SH_PFC_PIN_GROUP(i2c2_d),
  3201. SH_PFC_PIN_GROUP(i2c2_e),
  3202. SH_PFC_PIN_GROUP(i2c4),
  3203. SH_PFC_PIN_GROUP(i2c5),
  3204. SH_PFC_PIN_GROUP(i2c6_a),
  3205. SH_PFC_PIN_GROUP(i2c6_b),
  3206. SH_PFC_PIN_GROUP(i2c7_a),
  3207. SH_PFC_PIN_GROUP(i2c7_b),
  3208. SH_PFC_PIN_GROUP(intc_ex_irq0),
  3209. SH_PFC_PIN_GROUP(intc_ex_irq1),
  3210. SH_PFC_PIN_GROUP(intc_ex_irq2),
  3211. SH_PFC_PIN_GROUP(intc_ex_irq3),
  3212. SH_PFC_PIN_GROUP(intc_ex_irq4),
  3213. SH_PFC_PIN_GROUP(intc_ex_irq5),
  3214. SH_PFC_PIN_GROUP(msiof0_clk),
  3215. SH_PFC_PIN_GROUP(msiof0_sync),
  3216. SH_PFC_PIN_GROUP(msiof0_ss1),
  3217. SH_PFC_PIN_GROUP(msiof0_ss2),
  3218. SH_PFC_PIN_GROUP(msiof0_txd),
  3219. SH_PFC_PIN_GROUP(msiof0_rxd),
  3220. SH_PFC_PIN_GROUP(msiof1_clk),
  3221. SH_PFC_PIN_GROUP(msiof1_sync),
  3222. SH_PFC_PIN_GROUP(msiof1_ss1),
  3223. SH_PFC_PIN_GROUP(msiof1_ss2),
  3224. SH_PFC_PIN_GROUP(msiof1_txd),
  3225. SH_PFC_PIN_GROUP(msiof1_rxd),
  3226. SH_PFC_PIN_GROUP(msiof2_clk_a),
  3227. SH_PFC_PIN_GROUP(msiof2_sync_a),
  3228. SH_PFC_PIN_GROUP(msiof2_ss1_a),
  3229. SH_PFC_PIN_GROUP(msiof2_ss2_a),
  3230. SH_PFC_PIN_GROUP(msiof2_txd_a),
  3231. SH_PFC_PIN_GROUP(msiof2_rxd_a),
  3232. SH_PFC_PIN_GROUP(msiof2_clk_b),
  3233. SH_PFC_PIN_GROUP(msiof2_sync_b),
  3234. SH_PFC_PIN_GROUP(msiof2_ss1_b),
  3235. SH_PFC_PIN_GROUP(msiof2_ss2_b),
  3236. SH_PFC_PIN_GROUP(msiof2_txd_b),
  3237. SH_PFC_PIN_GROUP(msiof2_rxd_b),
  3238. SH_PFC_PIN_GROUP(msiof3_clk_a),
  3239. SH_PFC_PIN_GROUP(msiof3_sync_a),
  3240. SH_PFC_PIN_GROUP(msiof3_ss1_a),
  3241. SH_PFC_PIN_GROUP(msiof3_ss2_a),
  3242. SH_PFC_PIN_GROUP(msiof3_txd_a),
  3243. SH_PFC_PIN_GROUP(msiof3_rxd_a),
  3244. SH_PFC_PIN_GROUP(msiof3_clk_b),
  3245. SH_PFC_PIN_GROUP(msiof3_sync_b),
  3246. SH_PFC_PIN_GROUP(msiof3_ss1_b),
  3247. SH_PFC_PIN_GROUP(msiof3_txd_b),
  3248. SH_PFC_PIN_GROUP(msiof3_rxd_b),
  3249. SH_PFC_PIN_GROUP(pwm0_a),
  3250. SH_PFC_PIN_GROUP(pwm0_b),
  3251. SH_PFC_PIN_GROUP(pwm1_a),
  3252. SH_PFC_PIN_GROUP(pwm1_b),
  3253. SH_PFC_PIN_GROUP(pwm2_a),
  3254. SH_PFC_PIN_GROUP(pwm2_b),
  3255. SH_PFC_PIN_GROUP(pwm2_c),
  3256. SH_PFC_PIN_GROUP(pwm3_a),
  3257. SH_PFC_PIN_GROUP(pwm3_b),
  3258. SH_PFC_PIN_GROUP(pwm3_c),
  3259. SH_PFC_PIN_GROUP(pwm4_a),
  3260. SH_PFC_PIN_GROUP(pwm4_b),
  3261. SH_PFC_PIN_GROUP(pwm5_a),
  3262. SH_PFC_PIN_GROUP(pwm5_b),
  3263. SH_PFC_PIN_GROUP(pwm6_a),
  3264. SH_PFC_PIN_GROUP(pwm6_b),
  3265. SH_PFC_PIN_GROUP(scif0_data_a),
  3266. SH_PFC_PIN_GROUP(scif0_clk_a),
  3267. SH_PFC_PIN_GROUP(scif0_ctrl_a),
  3268. SH_PFC_PIN_GROUP(scif0_data_b),
  3269. SH_PFC_PIN_GROUP(scif0_clk_b),
  3270. SH_PFC_PIN_GROUP(scif1_data),
  3271. SH_PFC_PIN_GROUP(scif1_clk),
  3272. SH_PFC_PIN_GROUP(scif1_ctrl),
  3273. SH_PFC_PIN_GROUP(scif2_data_a),
  3274. SH_PFC_PIN_GROUP(scif2_clk_a),
  3275. SH_PFC_PIN_GROUP(scif2_data_b),
  3276. SH_PFC_PIN_GROUP(scif3_data_a),
  3277. SH_PFC_PIN_GROUP(scif3_clk_a),
  3278. SH_PFC_PIN_GROUP(scif3_ctrl_a),
  3279. SH_PFC_PIN_GROUP(scif3_data_b),
  3280. SH_PFC_PIN_GROUP(scif3_data_c),
  3281. SH_PFC_PIN_GROUP(scif3_clk_c),
  3282. SH_PFC_PIN_GROUP(scif4_data_a),
  3283. SH_PFC_PIN_GROUP(scif4_clk_a),
  3284. SH_PFC_PIN_GROUP(scif4_ctrl_a),
  3285. SH_PFC_PIN_GROUP(scif4_data_b),
  3286. SH_PFC_PIN_GROUP(scif4_clk_b),
  3287. SH_PFC_PIN_GROUP(scif4_data_c),
  3288. SH_PFC_PIN_GROUP(scif4_ctrl_c),
  3289. SH_PFC_PIN_GROUP(scif5_data_a),
  3290. SH_PFC_PIN_GROUP(scif5_clk_a),
  3291. SH_PFC_PIN_GROUP(scif5_data_b),
  3292. SH_PFC_PIN_GROUP(scif5_data_c),
  3293. SH_PFC_PIN_GROUP(scif_clk_a),
  3294. SH_PFC_PIN_GROUP(scif_clk_b),
  3295. SH_PFC_PIN_GROUP(sdhi0_data1),
  3296. SH_PFC_PIN_GROUP(sdhi0_data4),
  3297. SH_PFC_PIN_GROUP(sdhi0_ctrl),
  3298. SH_PFC_PIN_GROUP(sdhi0_cd),
  3299. SH_PFC_PIN_GROUP(sdhi0_wp),
  3300. SH_PFC_PIN_GROUP(sdhi1_data1),
  3301. SH_PFC_PIN_GROUP(sdhi1_data4),
  3302. SH_PFC_PIN_GROUP(sdhi1_ctrl),
  3303. SH_PFC_PIN_GROUP(sdhi1_cd),
  3304. SH_PFC_PIN_GROUP(sdhi1_wp),
  3305. SH_PFC_PIN_GROUP(sdhi3_data1),
  3306. SH_PFC_PIN_GROUP(sdhi3_data4),
  3307. SH_PFC_PIN_GROUP(sdhi3_data8),
  3308. SH_PFC_PIN_GROUP(sdhi3_ctrl),
  3309. SH_PFC_PIN_GROUP(sdhi3_cd),
  3310. SH_PFC_PIN_GROUP(sdhi3_wp),
  3311. SH_PFC_PIN_GROUP(sdhi3_ds),
  3312. SH_PFC_PIN_GROUP(ssi0_data),
  3313. SH_PFC_PIN_GROUP(ssi01239_ctrl),
  3314. SH_PFC_PIN_GROUP(ssi1_data),
  3315. SH_PFC_PIN_GROUP(ssi1_ctrl),
  3316. SH_PFC_PIN_GROUP(ssi2_data),
  3317. SH_PFC_PIN_GROUP(ssi2_ctrl_a),
  3318. SH_PFC_PIN_GROUP(ssi2_ctrl_b),
  3319. SH_PFC_PIN_GROUP(ssi3_data),
  3320. SH_PFC_PIN_GROUP(ssi349_ctrl),
  3321. SH_PFC_PIN_GROUP(ssi4_data),
  3322. SH_PFC_PIN_GROUP(ssi4_ctrl),
  3323. SH_PFC_PIN_GROUP(ssi5_data),
  3324. SH_PFC_PIN_GROUP(ssi5_ctrl),
  3325. SH_PFC_PIN_GROUP(ssi6_data),
  3326. SH_PFC_PIN_GROUP(ssi6_ctrl),
  3327. SH_PFC_PIN_GROUP(ssi7_data),
  3328. SH_PFC_PIN_GROUP(ssi78_ctrl),
  3329. SH_PFC_PIN_GROUP(ssi8_data),
  3330. SH_PFC_PIN_GROUP(ssi9_data),
  3331. SH_PFC_PIN_GROUP(ssi9_ctrl_a),
  3332. SH_PFC_PIN_GROUP(ssi9_ctrl_b),
  3333. SH_PFC_PIN_GROUP(tmu_tclk1_a),
  3334. SH_PFC_PIN_GROUP(tmu_tclk1_b),
  3335. SH_PFC_PIN_GROUP(tmu_tclk2_a),
  3336. SH_PFC_PIN_GROUP(tmu_tclk2_b),
  3337. SH_PFC_PIN_GROUP(usb0_a),
  3338. SH_PFC_PIN_GROUP(usb0_b),
  3339. SH_PFC_PIN_GROUP(usb0_id),
  3340. SH_PFC_PIN_GROUP(usb30),
  3341. SH_PFC_PIN_GROUP(usb30_id),
  3342. VIN_DATA_PIN_GROUP(vin4_data, 8, _a),
  3343. VIN_DATA_PIN_GROUP(vin4_data, 10, _a),
  3344. VIN_DATA_PIN_GROUP(vin4_data, 12, _a),
  3345. VIN_DATA_PIN_GROUP(vin4_data, 16, _a),
  3346. SH_PFC_PIN_GROUP(vin4_data18_a),
  3347. VIN_DATA_PIN_GROUP(vin4_data, 20, _a),
  3348. VIN_DATA_PIN_GROUP(vin4_data, 24, _a),
  3349. VIN_DATA_PIN_GROUP(vin4_data, 8, _b),
  3350. VIN_DATA_PIN_GROUP(vin4_data, 10, _b),
  3351. VIN_DATA_PIN_GROUP(vin4_data, 12, _b),
  3352. VIN_DATA_PIN_GROUP(vin4_data, 16, _b),
  3353. SH_PFC_PIN_GROUP(vin4_data18_b),
  3354. VIN_DATA_PIN_GROUP(vin4_data, 20, _b),
  3355. VIN_DATA_PIN_GROUP(vin4_data, 24, _b),
  3356. SH_PFC_PIN_GROUP(vin4_sync),
  3357. SH_PFC_PIN_GROUP(vin4_field),
  3358. SH_PFC_PIN_GROUP(vin4_clkenb),
  3359. SH_PFC_PIN_GROUP(vin4_clk),
  3360. VIN_DATA_PIN_GROUP(vin5_data, 8, _a),
  3361. VIN_DATA_PIN_GROUP(vin5_data, 10, _a),
  3362. VIN_DATA_PIN_GROUP(vin5_data, 12, _a),
  3363. VIN_DATA_PIN_GROUP(vin5_data, 16, _a),
  3364. SH_PFC_PIN_GROUP(vin5_data8_b),
  3365. SH_PFC_PIN_GROUP(vin5_sync_a),
  3366. SH_PFC_PIN_GROUP(vin5_field_a),
  3367. SH_PFC_PIN_GROUP(vin5_clkenb_a),
  3368. SH_PFC_PIN_GROUP(vin5_clk_a),
  3369. SH_PFC_PIN_GROUP(vin5_clk_b),
  3370. },
  3371. .automotive = {
  3372. SH_PFC_PIN_GROUP(drif0_ctrl_a),
  3373. SH_PFC_PIN_GROUP(drif0_data0_a),
  3374. SH_PFC_PIN_GROUP(drif0_data1_a),
  3375. SH_PFC_PIN_GROUP(drif0_ctrl_b),
  3376. SH_PFC_PIN_GROUP(drif0_data0_b),
  3377. SH_PFC_PIN_GROUP(drif0_data1_b),
  3378. SH_PFC_PIN_GROUP(drif1_ctrl),
  3379. SH_PFC_PIN_GROUP(drif1_data0),
  3380. SH_PFC_PIN_GROUP(drif1_data1),
  3381. SH_PFC_PIN_GROUP(drif2_ctrl_a),
  3382. SH_PFC_PIN_GROUP(drif2_data0_a),
  3383. SH_PFC_PIN_GROUP(drif2_data1_a),
  3384. SH_PFC_PIN_GROUP(drif2_ctrl_b),
  3385. SH_PFC_PIN_GROUP(drif2_data0_b),
  3386. SH_PFC_PIN_GROUP(drif2_data1_b),
  3387. SH_PFC_PIN_GROUP(drif3_ctrl_a),
  3388. SH_PFC_PIN_GROUP(drif3_data0_a),
  3389. SH_PFC_PIN_GROUP(drif3_data1_a),
  3390. SH_PFC_PIN_GROUP(drif3_ctrl_b),
  3391. SH_PFC_PIN_GROUP(drif3_data0_b),
  3392. SH_PFC_PIN_GROUP(drif3_data1_b),
  3393. }
  3394. };
  3395. static const char * const audio_clk_groups[] = {
  3396. "audio_clk_a",
  3397. "audio_clk_b_a",
  3398. "audio_clk_b_b",
  3399. "audio_clk_b_c",
  3400. "audio_clk_c_a",
  3401. "audio_clk_c_b",
  3402. "audio_clk_c_c",
  3403. "audio_clkout_a",
  3404. "audio_clkout_b",
  3405. "audio_clkout1_a",
  3406. "audio_clkout1_b",
  3407. "audio_clkout1_c",
  3408. "audio_clkout2_a",
  3409. "audio_clkout2_b",
  3410. "audio_clkout2_c",
  3411. "audio_clkout3_a",
  3412. "audio_clkout3_b",
  3413. "audio_clkout3_c",
  3414. };
  3415. static const char * const avb_groups[] = {
  3416. "avb_link",
  3417. "avb_magic",
  3418. "avb_phy_int",
  3419. "avb_mii",
  3420. "avb_avtp_pps",
  3421. "avb_avtp_match",
  3422. "avb_avtp_capture",
  3423. };
  3424. static const char * const can0_groups[] = {
  3425. "can0_data",
  3426. };
  3427. static const char * const can1_groups[] = {
  3428. "can1_data",
  3429. };
  3430. static const char * const can_clk_groups[] = {
  3431. "can_clk",
  3432. };
  3433. static const char * const canfd0_groups[] = {
  3434. "canfd0_data",
  3435. };
  3436. static const char * const canfd1_groups[] = {
  3437. "canfd1_data",
  3438. };
  3439. static const char * const drif0_groups[] = {
  3440. "drif0_ctrl_a",
  3441. "drif0_data0_a",
  3442. "drif0_data1_a",
  3443. "drif0_ctrl_b",
  3444. "drif0_data0_b",
  3445. "drif0_data1_b",
  3446. };
  3447. static const char * const drif1_groups[] = {
  3448. "drif1_ctrl",
  3449. "drif1_data0",
  3450. "drif1_data1",
  3451. };
  3452. static const char * const drif2_groups[] = {
  3453. "drif2_ctrl_a",
  3454. "drif2_data0_a",
  3455. "drif2_data1_a",
  3456. "drif2_ctrl_b",
  3457. "drif2_data0_b",
  3458. "drif2_data1_b",
  3459. };
  3460. static const char * const drif3_groups[] = {
  3461. "drif3_ctrl_a",
  3462. "drif3_data0_a",
  3463. "drif3_data1_a",
  3464. "drif3_ctrl_b",
  3465. "drif3_data0_b",
  3466. "drif3_data1_b",
  3467. };
  3468. static const char * const du_groups[] = {
  3469. "du_rgb666",
  3470. "du_rgb888",
  3471. "du_clk_in_0",
  3472. "du_clk_in_1",
  3473. "du_clk_out_0",
  3474. "du_sync",
  3475. "du_disp_cde",
  3476. "du_cde",
  3477. "du_disp",
  3478. };
  3479. static const char * const hscif0_groups[] = {
  3480. "hscif0_data_a",
  3481. "hscif0_clk_a",
  3482. "hscif0_ctrl_a",
  3483. "hscif0_data_b",
  3484. "hscif0_clk_b",
  3485. };
  3486. static const char * const hscif1_groups[] = {
  3487. "hscif1_data_a",
  3488. "hscif1_clk_a",
  3489. "hscif1_data_b",
  3490. "hscif1_clk_b",
  3491. "hscif1_ctrl_b",
  3492. };
  3493. static const char * const hscif2_groups[] = {
  3494. "hscif2_data_a",
  3495. "hscif2_clk_a",
  3496. "hscif2_ctrl_a",
  3497. "hscif2_data_b",
  3498. };
  3499. static const char * const hscif3_groups[] = {
  3500. "hscif3_data_a",
  3501. "hscif3_data_b",
  3502. "hscif3_clk_b",
  3503. "hscif3_data_c",
  3504. "hscif3_clk_c",
  3505. "hscif3_ctrl_c",
  3506. "hscif3_data_d",
  3507. "hscif3_data_e",
  3508. "hscif3_ctrl_e",
  3509. };
  3510. static const char * const hscif4_groups[] = {
  3511. "hscif4_data_a",
  3512. "hscif4_clk_a",
  3513. "hscif4_ctrl_a",
  3514. "hscif4_data_b",
  3515. "hscif4_clk_b",
  3516. "hscif4_data_c",
  3517. "hscif4_data_d",
  3518. "hscif4_data_e",
  3519. };
  3520. static const char * const i2c1_groups[] = {
  3521. "i2c1_a",
  3522. "i2c1_b",
  3523. "i2c1_c",
  3524. "i2c1_d",
  3525. };
  3526. static const char * const i2c2_groups[] = {
  3527. "i2c2_a",
  3528. "i2c2_b",
  3529. "i2c2_c",
  3530. "i2c2_d",
  3531. "i2c2_e",
  3532. };
  3533. static const char * const i2c4_groups[] = {
  3534. "i2c4",
  3535. };
  3536. static const char * const i2c5_groups[] = {
  3537. "i2c5",
  3538. };
  3539. static const char * const i2c6_groups[] = {
  3540. "i2c6_a",
  3541. "i2c6_b",
  3542. };
  3543. static const char * const i2c7_groups[] = {
  3544. "i2c7_a",
  3545. "i2c7_b",
  3546. };
  3547. static const char * const intc_ex_groups[] = {
  3548. "intc_ex_irq0",
  3549. "intc_ex_irq1",
  3550. "intc_ex_irq2",
  3551. "intc_ex_irq3",
  3552. "intc_ex_irq4",
  3553. "intc_ex_irq5",
  3554. };
  3555. static const char * const msiof0_groups[] = {
  3556. "msiof0_clk",
  3557. "msiof0_sync",
  3558. "msiof0_ss1",
  3559. "msiof0_ss2",
  3560. "msiof0_txd",
  3561. "msiof0_rxd",
  3562. };
  3563. static const char * const msiof1_groups[] = {
  3564. "msiof1_clk",
  3565. "msiof1_sync",
  3566. "msiof1_ss1",
  3567. "msiof1_ss2",
  3568. "msiof1_txd",
  3569. "msiof1_rxd",
  3570. };
  3571. static const char * const msiof2_groups[] = {
  3572. "msiof2_clk_a",
  3573. "msiof2_sync_a",
  3574. "msiof2_ss1_a",
  3575. "msiof2_ss2_a",
  3576. "msiof2_txd_a",
  3577. "msiof2_rxd_a",
  3578. "msiof2_clk_b",
  3579. "msiof2_sync_b",
  3580. "msiof2_ss1_b",
  3581. "msiof2_ss2_b",
  3582. "msiof2_txd_b",
  3583. "msiof2_rxd_b",
  3584. };
  3585. static const char * const msiof3_groups[] = {
  3586. "msiof3_clk_a",
  3587. "msiof3_sync_a",
  3588. "msiof3_ss1_a",
  3589. "msiof3_ss2_a",
  3590. "msiof3_txd_a",
  3591. "msiof3_rxd_a",
  3592. "msiof3_clk_b",
  3593. "msiof3_sync_b",
  3594. "msiof3_ss1_b",
  3595. "msiof3_txd_b",
  3596. "msiof3_rxd_b",
  3597. };
  3598. static const char * const pwm0_groups[] = {
  3599. "pwm0_a",
  3600. "pwm0_b",
  3601. };
  3602. static const char * const pwm1_groups[] = {
  3603. "pwm1_a",
  3604. "pwm1_b",
  3605. };
  3606. static const char * const pwm2_groups[] = {
  3607. "pwm2_a",
  3608. "pwm2_b",
  3609. "pwm2_c",
  3610. };
  3611. static const char * const pwm3_groups[] = {
  3612. "pwm3_a",
  3613. "pwm3_b",
  3614. "pwm3_c",
  3615. };
  3616. static const char * const pwm4_groups[] = {
  3617. "pwm4_a",
  3618. "pwm4_b",
  3619. };
  3620. static const char * const pwm5_groups[] = {
  3621. "pwm5_a",
  3622. "pwm5_b",
  3623. };
  3624. static const char * const pwm6_groups[] = {
  3625. "pwm6_a",
  3626. "pwm6_b",
  3627. };
  3628. static const char * const scif0_groups[] = {
  3629. "scif0_data_a",
  3630. "scif0_clk_a",
  3631. "scif0_ctrl_a",
  3632. "scif0_data_b",
  3633. "scif0_clk_b",
  3634. };
  3635. static const char * const scif1_groups[] = {
  3636. "scif1_data",
  3637. "scif1_clk",
  3638. "scif1_ctrl",
  3639. };
  3640. static const char * const scif2_groups[] = {
  3641. "scif2_data_a",
  3642. "scif2_clk_a",
  3643. "scif2_data_b",
  3644. };
  3645. static const char * const scif3_groups[] = {
  3646. "scif3_data_a",
  3647. "scif3_clk_a",
  3648. "scif3_ctrl_a",
  3649. "scif3_data_b",
  3650. "scif3_data_c",
  3651. "scif3_clk_c",
  3652. };
  3653. static const char * const scif4_groups[] = {
  3654. "scif4_data_a",
  3655. "scif4_clk_a",
  3656. "scif4_ctrl_a",
  3657. "scif4_data_b",
  3658. "scif4_clk_b",
  3659. "scif4_data_c",
  3660. "scif4_ctrl_c",
  3661. };
  3662. static const char * const scif5_groups[] = {
  3663. "scif5_data_a",
  3664. "scif5_clk_a",
  3665. "scif5_data_b",
  3666. "scif5_data_c",
  3667. };
  3668. static const char * const scif_clk_groups[] = {
  3669. "scif_clk_a",
  3670. "scif_clk_b",
  3671. };
  3672. static const char * const sdhi0_groups[] = {
  3673. "sdhi0_data1",
  3674. "sdhi0_data4",
  3675. "sdhi0_ctrl",
  3676. "sdhi0_cd",
  3677. "sdhi0_wp",
  3678. };
  3679. static const char * const sdhi1_groups[] = {
  3680. "sdhi1_data1",
  3681. "sdhi1_data4",
  3682. "sdhi1_ctrl",
  3683. "sdhi1_cd",
  3684. "sdhi1_wp",
  3685. };
  3686. static const char * const sdhi3_groups[] = {
  3687. "sdhi3_data1",
  3688. "sdhi3_data4",
  3689. "sdhi3_data8",
  3690. "sdhi3_ctrl",
  3691. "sdhi3_cd",
  3692. "sdhi3_wp",
  3693. "sdhi3_ds",
  3694. };
  3695. static const char * const ssi_groups[] = {
  3696. "ssi0_data",
  3697. "ssi01239_ctrl",
  3698. "ssi1_data",
  3699. "ssi1_ctrl",
  3700. "ssi2_data",
  3701. "ssi2_ctrl_a",
  3702. "ssi2_ctrl_b",
  3703. "ssi3_data",
  3704. "ssi349_ctrl",
  3705. "ssi4_data",
  3706. "ssi4_ctrl",
  3707. "ssi5_data",
  3708. "ssi5_ctrl",
  3709. "ssi6_data",
  3710. "ssi6_ctrl",
  3711. "ssi7_data",
  3712. "ssi78_ctrl",
  3713. "ssi8_data",
  3714. "ssi9_data",
  3715. "ssi9_ctrl_a",
  3716. "ssi9_ctrl_b",
  3717. };
  3718. static const char * const tmu_groups[] = {
  3719. "tmu_tclk1_a",
  3720. "tmu_tclk1_b",
  3721. "tmu_tclk2_a",
  3722. "tmu_tclk2_b",
  3723. };
  3724. static const char * const usb0_groups[] = {
  3725. "usb0_a",
  3726. "usb0_b",
  3727. "usb0_id",
  3728. };
  3729. static const char * const usb30_groups[] = {
  3730. "usb30",
  3731. "usb30_id",
  3732. };
  3733. static const char * const vin4_groups[] = {
  3734. "vin4_data8_a",
  3735. "vin4_data10_a",
  3736. "vin4_data12_a",
  3737. "vin4_data16_a",
  3738. "vin4_data18_a",
  3739. "vin4_data20_a",
  3740. "vin4_data24_a",
  3741. "vin4_data8_b",
  3742. "vin4_data10_b",
  3743. "vin4_data12_b",
  3744. "vin4_data16_b",
  3745. "vin4_data18_b",
  3746. "vin4_data20_b",
  3747. "vin4_data24_b",
  3748. "vin4_sync",
  3749. "vin4_field",
  3750. "vin4_clkenb",
  3751. "vin4_clk",
  3752. };
  3753. static const char * const vin5_groups[] = {
  3754. "vin5_data8_a",
  3755. "vin5_data10_a",
  3756. "vin5_data12_a",
  3757. "vin5_data16_a",
  3758. "vin5_data8_b",
  3759. "vin5_sync_a",
  3760. "vin5_field_a",
  3761. "vin5_clkenb_a",
  3762. "vin5_clk_a",
  3763. "vin5_clk_b",
  3764. };
  3765. static const struct {
  3766. struct sh_pfc_function common[47];
  3767. struct sh_pfc_function automotive[4];
  3768. } pinmux_functions = {
  3769. .common = {
  3770. SH_PFC_FUNCTION(audio_clk),
  3771. SH_PFC_FUNCTION(avb),
  3772. SH_PFC_FUNCTION(can0),
  3773. SH_PFC_FUNCTION(can1),
  3774. SH_PFC_FUNCTION(can_clk),
  3775. SH_PFC_FUNCTION(canfd0),
  3776. SH_PFC_FUNCTION(canfd1),
  3777. SH_PFC_FUNCTION(du),
  3778. SH_PFC_FUNCTION(hscif0),
  3779. SH_PFC_FUNCTION(hscif1),
  3780. SH_PFC_FUNCTION(hscif2),
  3781. SH_PFC_FUNCTION(hscif3),
  3782. SH_PFC_FUNCTION(hscif4),
  3783. SH_PFC_FUNCTION(i2c1),
  3784. SH_PFC_FUNCTION(i2c2),
  3785. SH_PFC_FUNCTION(i2c4),
  3786. SH_PFC_FUNCTION(i2c5),
  3787. SH_PFC_FUNCTION(i2c6),
  3788. SH_PFC_FUNCTION(i2c7),
  3789. SH_PFC_FUNCTION(intc_ex),
  3790. SH_PFC_FUNCTION(msiof0),
  3791. SH_PFC_FUNCTION(msiof1),
  3792. SH_PFC_FUNCTION(msiof2),
  3793. SH_PFC_FUNCTION(msiof3),
  3794. SH_PFC_FUNCTION(pwm0),
  3795. SH_PFC_FUNCTION(pwm1),
  3796. SH_PFC_FUNCTION(pwm2),
  3797. SH_PFC_FUNCTION(pwm3),
  3798. SH_PFC_FUNCTION(pwm4),
  3799. SH_PFC_FUNCTION(pwm5),
  3800. SH_PFC_FUNCTION(pwm6),
  3801. SH_PFC_FUNCTION(scif0),
  3802. SH_PFC_FUNCTION(scif1),
  3803. SH_PFC_FUNCTION(scif2),
  3804. SH_PFC_FUNCTION(scif3),
  3805. SH_PFC_FUNCTION(scif4),
  3806. SH_PFC_FUNCTION(scif5),
  3807. SH_PFC_FUNCTION(scif_clk),
  3808. SH_PFC_FUNCTION(sdhi0),
  3809. SH_PFC_FUNCTION(sdhi1),
  3810. SH_PFC_FUNCTION(sdhi3),
  3811. SH_PFC_FUNCTION(ssi),
  3812. SH_PFC_FUNCTION(tmu),
  3813. SH_PFC_FUNCTION(usb0),
  3814. SH_PFC_FUNCTION(usb30),
  3815. SH_PFC_FUNCTION(vin4),
  3816. SH_PFC_FUNCTION(vin5),
  3817. },
  3818. .automotive = {
  3819. SH_PFC_FUNCTION(drif0),
  3820. SH_PFC_FUNCTION(drif1),
  3821. SH_PFC_FUNCTION(drif2),
  3822. SH_PFC_FUNCTION(drif3),
  3823. }
  3824. };
  3825. static const struct pinmux_cfg_reg pinmux_config_regs[] = {
  3826. #define F_(x, y) FN_##y
  3827. #define FM(x) FN_##x
  3828. { PINMUX_CFG_REG("GPSR0", 0xe6060100, 32, 1, GROUP(
  3829. 0, 0,
  3830. 0, 0,
  3831. 0, 0,
  3832. 0, 0,
  3833. 0, 0,
  3834. 0, 0,
  3835. 0, 0,
  3836. 0, 0,
  3837. 0, 0,
  3838. 0, 0,
  3839. 0, 0,
  3840. 0, 0,
  3841. 0, 0,
  3842. 0, 0,
  3843. GP_0_17_FN, GPSR0_17,
  3844. GP_0_16_FN, GPSR0_16,
  3845. GP_0_15_FN, GPSR0_15,
  3846. GP_0_14_FN, GPSR0_14,
  3847. GP_0_13_FN, GPSR0_13,
  3848. GP_0_12_FN, GPSR0_12,
  3849. GP_0_11_FN, GPSR0_11,
  3850. GP_0_10_FN, GPSR0_10,
  3851. GP_0_9_FN, GPSR0_9,
  3852. GP_0_8_FN, GPSR0_8,
  3853. GP_0_7_FN, GPSR0_7,
  3854. GP_0_6_FN, GPSR0_6,
  3855. GP_0_5_FN, GPSR0_5,
  3856. GP_0_4_FN, GPSR0_4,
  3857. GP_0_3_FN, GPSR0_3,
  3858. GP_0_2_FN, GPSR0_2,
  3859. GP_0_1_FN, GPSR0_1,
  3860. GP_0_0_FN, GPSR0_0, ))
  3861. },
  3862. { PINMUX_CFG_REG("GPSR1", 0xe6060104, 32, 1, GROUP(
  3863. 0, 0,
  3864. 0, 0,
  3865. 0, 0,
  3866. 0, 0,
  3867. 0, 0,
  3868. 0, 0,
  3869. 0, 0,
  3870. 0, 0,
  3871. 0, 0,
  3872. GP_1_22_FN, GPSR1_22,
  3873. GP_1_21_FN, GPSR1_21,
  3874. GP_1_20_FN, GPSR1_20,
  3875. GP_1_19_FN, GPSR1_19,
  3876. GP_1_18_FN, GPSR1_18,
  3877. GP_1_17_FN, GPSR1_17,
  3878. GP_1_16_FN, GPSR1_16,
  3879. GP_1_15_FN, GPSR1_15,
  3880. GP_1_14_FN, GPSR1_14,
  3881. GP_1_13_FN, GPSR1_13,
  3882. GP_1_12_FN, GPSR1_12,
  3883. GP_1_11_FN, GPSR1_11,
  3884. GP_1_10_FN, GPSR1_10,
  3885. GP_1_9_FN, GPSR1_9,
  3886. GP_1_8_FN, GPSR1_8,
  3887. GP_1_7_FN, GPSR1_7,
  3888. GP_1_6_FN, GPSR1_6,
  3889. GP_1_5_FN, GPSR1_5,
  3890. GP_1_4_FN, GPSR1_4,
  3891. GP_1_3_FN, GPSR1_3,
  3892. GP_1_2_FN, GPSR1_2,
  3893. GP_1_1_FN, GPSR1_1,
  3894. GP_1_0_FN, GPSR1_0, ))
  3895. },
  3896. { PINMUX_CFG_REG("GPSR2", 0xe6060108, 32, 1, GROUP(
  3897. 0, 0,
  3898. 0, 0,
  3899. 0, 0,
  3900. 0, 0,
  3901. 0, 0,
  3902. 0, 0,
  3903. GP_2_25_FN, GPSR2_25,
  3904. GP_2_24_FN, GPSR2_24,
  3905. GP_2_23_FN, GPSR2_23,
  3906. GP_2_22_FN, GPSR2_22,
  3907. GP_2_21_FN, GPSR2_21,
  3908. GP_2_20_FN, GPSR2_20,
  3909. GP_2_19_FN, GPSR2_19,
  3910. GP_2_18_FN, GPSR2_18,
  3911. GP_2_17_FN, GPSR2_17,
  3912. GP_2_16_FN, GPSR2_16,
  3913. GP_2_15_FN, GPSR2_15,
  3914. GP_2_14_FN, GPSR2_14,
  3915. GP_2_13_FN, GPSR2_13,
  3916. GP_2_12_FN, GPSR2_12,
  3917. GP_2_11_FN, GPSR2_11,
  3918. GP_2_10_FN, GPSR2_10,
  3919. GP_2_9_FN, GPSR2_9,
  3920. GP_2_8_FN, GPSR2_8,
  3921. GP_2_7_FN, GPSR2_7,
  3922. GP_2_6_FN, GPSR2_6,
  3923. GP_2_5_FN, GPSR2_5,
  3924. GP_2_4_FN, GPSR2_4,
  3925. GP_2_3_FN, GPSR2_3,
  3926. GP_2_2_FN, GPSR2_2,
  3927. GP_2_1_FN, GPSR2_1,
  3928. GP_2_0_FN, GPSR2_0, ))
  3929. },
  3930. { PINMUX_CFG_REG("GPSR3", 0xe606010c, 32, 1, GROUP(
  3931. 0, 0,
  3932. 0, 0,
  3933. 0, 0,
  3934. 0, 0,
  3935. 0, 0,
  3936. 0, 0,
  3937. 0, 0,
  3938. 0, 0,
  3939. 0, 0,
  3940. 0, 0,
  3941. 0, 0,
  3942. 0, 0,
  3943. 0, 0,
  3944. 0, 0,
  3945. 0, 0,
  3946. 0, 0,
  3947. GP_3_15_FN, GPSR3_15,
  3948. GP_3_14_FN, GPSR3_14,
  3949. GP_3_13_FN, GPSR3_13,
  3950. GP_3_12_FN, GPSR3_12,
  3951. GP_3_11_FN, GPSR3_11,
  3952. GP_3_10_FN, GPSR3_10,
  3953. GP_3_9_FN, GPSR3_9,
  3954. GP_3_8_FN, GPSR3_8,
  3955. GP_3_7_FN, GPSR3_7,
  3956. GP_3_6_FN, GPSR3_6,
  3957. GP_3_5_FN, GPSR3_5,
  3958. GP_3_4_FN, GPSR3_4,
  3959. GP_3_3_FN, GPSR3_3,
  3960. GP_3_2_FN, GPSR3_2,
  3961. GP_3_1_FN, GPSR3_1,
  3962. GP_3_0_FN, GPSR3_0, ))
  3963. },
  3964. { PINMUX_CFG_REG("GPSR4", 0xe6060110, 32, 1, GROUP(
  3965. 0, 0,
  3966. 0, 0,
  3967. 0, 0,
  3968. 0, 0,
  3969. 0, 0,
  3970. 0, 0,
  3971. 0, 0,
  3972. 0, 0,
  3973. 0, 0,
  3974. 0, 0,
  3975. 0, 0,
  3976. 0, 0,
  3977. 0, 0,
  3978. 0, 0,
  3979. 0, 0,
  3980. 0, 0,
  3981. 0, 0,
  3982. 0, 0,
  3983. 0, 0,
  3984. 0, 0,
  3985. 0, 0,
  3986. GP_4_10_FN, GPSR4_10,
  3987. GP_4_9_FN, GPSR4_9,
  3988. GP_4_8_FN, GPSR4_8,
  3989. GP_4_7_FN, GPSR4_7,
  3990. GP_4_6_FN, GPSR4_6,
  3991. GP_4_5_FN, GPSR4_5,
  3992. GP_4_4_FN, GPSR4_4,
  3993. GP_4_3_FN, GPSR4_3,
  3994. GP_4_2_FN, GPSR4_2,
  3995. GP_4_1_FN, GPSR4_1,
  3996. GP_4_0_FN, GPSR4_0, ))
  3997. },
  3998. { PINMUX_CFG_REG("GPSR5", 0xe6060114, 32, 1, GROUP(
  3999. 0, 0,
  4000. 0, 0,
  4001. 0, 0,
  4002. 0, 0,
  4003. 0, 0,
  4004. 0, 0,
  4005. 0, 0,
  4006. 0, 0,
  4007. 0, 0,
  4008. 0, 0,
  4009. 0, 0,
  4010. 0, 0,
  4011. GP_5_19_FN, GPSR5_19,
  4012. GP_5_18_FN, GPSR5_18,
  4013. GP_5_17_FN, GPSR5_17,
  4014. GP_5_16_FN, GPSR5_16,
  4015. GP_5_15_FN, GPSR5_15,
  4016. GP_5_14_FN, GPSR5_14,
  4017. GP_5_13_FN, GPSR5_13,
  4018. GP_5_12_FN, GPSR5_12,
  4019. GP_5_11_FN, GPSR5_11,
  4020. GP_5_10_FN, GPSR5_10,
  4021. GP_5_9_FN, GPSR5_9,
  4022. GP_5_8_FN, GPSR5_8,
  4023. GP_5_7_FN, GPSR5_7,
  4024. GP_5_6_FN, GPSR5_6,
  4025. GP_5_5_FN, GPSR5_5,
  4026. GP_5_4_FN, GPSR5_4,
  4027. GP_5_3_FN, GPSR5_3,
  4028. GP_5_2_FN, GPSR5_2,
  4029. GP_5_1_FN, GPSR5_1,
  4030. GP_5_0_FN, GPSR5_0, ))
  4031. },
  4032. { PINMUX_CFG_REG("GPSR6", 0xe6060118, 32, 1, GROUP(
  4033. 0, 0,
  4034. 0, 0,
  4035. 0, 0,
  4036. 0, 0,
  4037. 0, 0,
  4038. 0, 0,
  4039. 0, 0,
  4040. 0, 0,
  4041. 0, 0,
  4042. 0, 0,
  4043. 0, 0,
  4044. 0, 0,
  4045. 0, 0,
  4046. 0, 0,
  4047. GP_6_17_FN, GPSR6_17,
  4048. GP_6_16_FN, GPSR6_16,
  4049. GP_6_15_FN, GPSR6_15,
  4050. GP_6_14_FN, GPSR6_14,
  4051. GP_6_13_FN, GPSR6_13,
  4052. GP_6_12_FN, GPSR6_12,
  4053. GP_6_11_FN, GPSR6_11,
  4054. GP_6_10_FN, GPSR6_10,
  4055. GP_6_9_FN, GPSR6_9,
  4056. GP_6_8_FN, GPSR6_8,
  4057. GP_6_7_FN, GPSR6_7,
  4058. GP_6_6_FN, GPSR6_6,
  4059. GP_6_5_FN, GPSR6_5,
  4060. GP_6_4_FN, GPSR6_4,
  4061. GP_6_3_FN, GPSR6_3,
  4062. GP_6_2_FN, GPSR6_2,
  4063. GP_6_1_FN, GPSR6_1,
  4064. GP_6_0_FN, GPSR6_0, ))
  4065. },
  4066. #undef F_
  4067. #undef FM
  4068. #define F_(x, y) x,
  4069. #define FM(x) FN_##x,
  4070. { PINMUX_CFG_REG("IPSR0", 0xe6060200, 32, 4, GROUP(
  4071. IP0_31_28
  4072. IP0_27_24
  4073. IP0_23_20
  4074. IP0_19_16
  4075. IP0_15_12
  4076. IP0_11_8
  4077. IP0_7_4
  4078. IP0_3_0 ))
  4079. },
  4080. { PINMUX_CFG_REG("IPSR1", 0xe6060204, 32, 4, GROUP(
  4081. IP1_31_28
  4082. IP1_27_24
  4083. IP1_23_20
  4084. IP1_19_16
  4085. IP1_15_12
  4086. IP1_11_8
  4087. IP1_7_4
  4088. IP1_3_0 ))
  4089. },
  4090. { PINMUX_CFG_REG("IPSR2", 0xe6060208, 32, 4, GROUP(
  4091. IP2_31_28
  4092. IP2_27_24
  4093. IP2_23_20
  4094. IP2_19_16
  4095. IP2_15_12
  4096. IP2_11_8
  4097. IP2_7_4
  4098. IP2_3_0 ))
  4099. },
  4100. { PINMUX_CFG_REG("IPSR3", 0xe606020c, 32, 4, GROUP(
  4101. IP3_31_28
  4102. IP3_27_24
  4103. IP3_23_20
  4104. IP3_19_16
  4105. IP3_15_12
  4106. IP3_11_8
  4107. IP3_7_4
  4108. IP3_3_0 ))
  4109. },
  4110. { PINMUX_CFG_REG("IPSR4", 0xe6060210, 32, 4, GROUP(
  4111. IP4_31_28
  4112. IP4_27_24
  4113. IP4_23_20
  4114. IP4_19_16
  4115. IP4_15_12
  4116. IP4_11_8
  4117. IP4_7_4
  4118. IP4_3_0 ))
  4119. },
  4120. { PINMUX_CFG_REG("IPSR5", 0xe6060214, 32, 4, GROUP(
  4121. IP5_31_28
  4122. IP5_27_24
  4123. IP5_23_20
  4124. IP5_19_16
  4125. IP5_15_12
  4126. IP5_11_8
  4127. IP5_7_4
  4128. IP5_3_0 ))
  4129. },
  4130. { PINMUX_CFG_REG("IPSR6", 0xe6060218, 32, 4, GROUP(
  4131. IP6_31_28
  4132. IP6_27_24
  4133. IP6_23_20
  4134. IP6_19_16
  4135. IP6_15_12
  4136. IP6_11_8
  4137. IP6_7_4
  4138. IP6_3_0 ))
  4139. },
  4140. { PINMUX_CFG_REG("IPSR7", 0xe606021c, 32, 4, GROUP(
  4141. IP7_31_28
  4142. IP7_27_24
  4143. IP7_23_20
  4144. IP7_19_16
  4145. IP7_15_12
  4146. IP7_11_8
  4147. IP7_7_4
  4148. IP7_3_0 ))
  4149. },
  4150. { PINMUX_CFG_REG("IPSR8", 0xe6060220, 32, 4, GROUP(
  4151. IP8_31_28
  4152. IP8_27_24
  4153. IP8_23_20
  4154. IP8_19_16
  4155. IP8_15_12
  4156. IP8_11_8
  4157. IP8_7_4
  4158. IP8_3_0 ))
  4159. },
  4160. { PINMUX_CFG_REG("IPSR9", 0xe6060224, 32, 4, GROUP(
  4161. IP9_31_28
  4162. IP9_27_24
  4163. IP9_23_20
  4164. IP9_19_16
  4165. IP9_15_12
  4166. IP9_11_8
  4167. IP9_7_4
  4168. IP9_3_0 ))
  4169. },
  4170. { PINMUX_CFG_REG("IPSR10", 0xe6060228, 32, 4, GROUP(
  4171. IP10_31_28
  4172. IP10_27_24
  4173. IP10_23_20
  4174. IP10_19_16
  4175. IP10_15_12
  4176. IP10_11_8
  4177. IP10_7_4
  4178. IP10_3_0 ))
  4179. },
  4180. { PINMUX_CFG_REG("IPSR11", 0xe606022c, 32, 4, GROUP(
  4181. IP11_31_28
  4182. IP11_27_24
  4183. IP11_23_20
  4184. IP11_19_16
  4185. IP11_15_12
  4186. IP11_11_8
  4187. IP11_7_4
  4188. IP11_3_0 ))
  4189. },
  4190. { PINMUX_CFG_REG("IPSR12", 0xe6060230, 32, 4, GROUP(
  4191. IP12_31_28
  4192. IP12_27_24
  4193. IP12_23_20
  4194. IP12_19_16
  4195. IP12_15_12
  4196. IP12_11_8
  4197. IP12_7_4
  4198. IP12_3_0 ))
  4199. },
  4200. { PINMUX_CFG_REG("IPSR13", 0xe6060234, 32, 4, GROUP(
  4201. IP13_31_28
  4202. IP13_27_24
  4203. IP13_23_20
  4204. IP13_19_16
  4205. IP13_15_12
  4206. IP13_11_8
  4207. IP13_7_4
  4208. IP13_3_0 ))
  4209. },
  4210. { PINMUX_CFG_REG("IPSR14", 0xe6060238, 32, 4, GROUP(
  4211. IP14_31_28
  4212. IP14_27_24
  4213. IP14_23_20
  4214. IP14_19_16
  4215. IP14_15_12
  4216. IP14_11_8
  4217. IP14_7_4
  4218. IP14_3_0 ))
  4219. },
  4220. { PINMUX_CFG_REG("IPSR15", 0xe606023c, 32, 4, GROUP(
  4221. IP15_31_28
  4222. IP15_27_24
  4223. IP15_23_20
  4224. IP15_19_16
  4225. IP15_15_12
  4226. IP15_11_8
  4227. IP15_7_4
  4228. IP15_3_0 ))
  4229. },
  4230. #undef F_
  4231. #undef FM
  4232. #define F_(x, y) x,
  4233. #define FM(x) FN_##x,
  4234. { PINMUX_CFG_REG_VAR("MOD_SEL0", 0xe6060500, 32,
  4235. GROUP(1, 2, 1, 2, 1, 1, 1, 1, 2, 3, 1, 1,
  4236. 1, 2, 2, 1, 1, 1, 2, 1, 1, 1, 2),
  4237. GROUP(
  4238. /* RESERVED 31 */
  4239. 0, 0,
  4240. MOD_SEL0_30_29
  4241. MOD_SEL0_28
  4242. MOD_SEL0_27_26
  4243. MOD_SEL0_25
  4244. MOD_SEL0_24
  4245. MOD_SEL0_23
  4246. MOD_SEL0_22
  4247. MOD_SEL0_21_20
  4248. MOD_SEL0_19_18_17
  4249. MOD_SEL0_16
  4250. MOD_SEL0_15
  4251. MOD_SEL0_14
  4252. MOD_SEL0_13_12
  4253. MOD_SEL0_11_10
  4254. MOD_SEL0_9
  4255. MOD_SEL0_8
  4256. MOD_SEL0_7
  4257. MOD_SEL0_6_5
  4258. MOD_SEL0_4
  4259. MOD_SEL0_3
  4260. MOD_SEL0_2
  4261. MOD_SEL0_1_0 ))
  4262. },
  4263. { PINMUX_CFG_REG_VAR("MOD_SEL1", 0xe6060504, 32,
  4264. GROUP(1, 1, 1, 1, 1, 1, 1, 3, 3, 1, 1, 1,
  4265. 1, 2, 2, 2, 1, 1, 2, 1, 4),
  4266. GROUP(
  4267. MOD_SEL1_31
  4268. MOD_SEL1_30
  4269. MOD_SEL1_29
  4270. MOD_SEL1_28
  4271. /* RESERVED 27 */
  4272. 0, 0,
  4273. MOD_SEL1_26
  4274. MOD_SEL1_25
  4275. MOD_SEL1_24_23_22
  4276. MOD_SEL1_21_20_19
  4277. MOD_SEL1_18
  4278. MOD_SEL1_17
  4279. MOD_SEL1_16
  4280. MOD_SEL1_15
  4281. MOD_SEL1_14_13
  4282. MOD_SEL1_12_11
  4283. MOD_SEL1_10_9
  4284. MOD_SEL1_8
  4285. MOD_SEL1_7
  4286. MOD_SEL1_6_5
  4287. MOD_SEL1_4
  4288. /* RESERVED 3, 2, 1, 0 */
  4289. 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 ))
  4290. },
  4291. { },
  4292. };
  4293. enum ioctrl_regs {
  4294. POCCTRL0,
  4295. TDSELCTRL,
  4296. };
  4297. static const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {
  4298. [POCCTRL0] = { 0xe6060380, },
  4299. [TDSELCTRL] = { 0xe60603c0, },
  4300. { /* sentinel */ },
  4301. };
  4302. static int r8a77990_pin_to_pocctrl(struct sh_pfc *pfc, unsigned int pin,
  4303. u32 *pocctrl)
  4304. {
  4305. int bit = -EINVAL;
  4306. *pocctrl = pinmux_ioctrl_regs[POCCTRL0].reg;
  4307. if (pin >= RCAR_GP_PIN(3, 0) && pin <= RCAR_GP_PIN(3, 11))
  4308. bit = pin & 0x1f;
  4309. if (pin >= RCAR_GP_PIN(4, 0) && pin <= RCAR_GP_PIN(4, 10))
  4310. bit = (pin & 0x1f) + 19;
  4311. return bit;
  4312. }
  4313. static const struct pinmux_bias_reg pinmux_bias_regs[] = {
  4314. { PINMUX_BIAS_REG("PUEN0", 0xe6060400, "PUD0", 0xe6060440) {
  4315. [0] = RCAR_GP_PIN(2, 23), /* RD# */
  4316. [1] = RCAR_GP_PIN(2, 22), /* BS# */
  4317. [2] = RCAR_GP_PIN(2, 21), /* AVB_PHY_INT */
  4318. [3] = PIN_AVB_MDC, /* AVB_MDC */
  4319. [4] = PIN_AVB_MDIO, /* AVB_MDIO */
  4320. [5] = RCAR_GP_PIN(2, 20), /* AVB_TXCREFCLK */
  4321. [6] = PIN_AVB_TD3, /* AVB_TD3 */
  4322. [7] = PIN_AVB_TD2, /* AVB_TD2 */
  4323. [8] = PIN_AVB_TD1, /* AVB_TD1 */
  4324. [9] = PIN_AVB_TD0, /* AVB_TD0 */
  4325. [10] = PIN_AVB_TXC, /* AVB_TXC */
  4326. [11] = PIN_AVB_TX_CTL, /* AVB_TX_CTL */
  4327. [12] = RCAR_GP_PIN(2, 19), /* AVB_RD3 */
  4328. [13] = RCAR_GP_PIN(2, 18), /* AVB_RD2 */
  4329. [14] = RCAR_GP_PIN(2, 17), /* AVB_RD1 */
  4330. [15] = RCAR_GP_PIN(2, 16), /* AVB_RD0 */
  4331. [16] = RCAR_GP_PIN(2, 15), /* AVB_RXC */
  4332. [17] = RCAR_GP_PIN(2, 14), /* AVB_RX_CTL */
  4333. [18] = RCAR_GP_PIN(2, 13), /* RPC_RESET# */
  4334. [19] = RCAR_GP_PIN(2, 12), /* RPC_INT# */
  4335. [20] = RCAR_GP_PIN(2, 11), /* QSPI1_SSL */
  4336. [21] = RCAR_GP_PIN(2, 10), /* QSPI1_IO3 */
  4337. [22] = RCAR_GP_PIN(2, 9), /* QSPI1_IO2 */
  4338. [23] = RCAR_GP_PIN(2, 8), /* QSPI1_MISO/IO1 */
  4339. [24] = RCAR_GP_PIN(2, 7), /* QSPI1_MOSI/IO0 */
  4340. [25] = RCAR_GP_PIN(2, 6), /* QSPI1_SPCLK */
  4341. [26] = RCAR_GP_PIN(2, 5), /* QSPI0_SSL */
  4342. [27] = RCAR_GP_PIN(2, 4), /* QSPI0_IO3 */
  4343. [28] = RCAR_GP_PIN(2, 3), /* QSPI0_IO2 */
  4344. [29] = RCAR_GP_PIN(2, 2), /* QSPI0_MISO/IO1 */
  4345. [30] = RCAR_GP_PIN(2, 1), /* QSPI0_MOSI/IO0 */
  4346. [31] = RCAR_GP_PIN(2, 0), /* QSPI0_SPCLK */
  4347. } },
  4348. { PINMUX_BIAS_REG("PUEN1", 0xe6060404, "PUD1", 0xe6060444) {
  4349. [0] = RCAR_GP_PIN(0, 4), /* D4 */
  4350. [1] = RCAR_GP_PIN(0, 3), /* D3 */
  4351. [2] = RCAR_GP_PIN(0, 2), /* D2 */
  4352. [3] = RCAR_GP_PIN(0, 1), /* D1 */
  4353. [4] = RCAR_GP_PIN(0, 0), /* D0 */
  4354. [5] = RCAR_GP_PIN(1, 22), /* WE0# */
  4355. [6] = RCAR_GP_PIN(1, 21), /* CS0# */
  4356. [7] = RCAR_GP_PIN(1, 20), /* CLKOUT */
  4357. [8] = RCAR_GP_PIN(1, 19), /* A19 */
  4358. [9] = RCAR_GP_PIN(1, 18), /* A18 */
  4359. [10] = RCAR_GP_PIN(1, 17), /* A17 */
  4360. [11] = RCAR_GP_PIN(1, 16), /* A16 */
  4361. [12] = RCAR_GP_PIN(1, 15), /* A15 */
  4362. [13] = RCAR_GP_PIN(1, 14), /* A14 */
  4363. [14] = RCAR_GP_PIN(1, 13), /* A13 */
  4364. [15] = RCAR_GP_PIN(1, 12), /* A12 */
  4365. [16] = RCAR_GP_PIN(1, 11), /* A11 */
  4366. [17] = RCAR_GP_PIN(1, 10), /* A10 */
  4367. [18] = RCAR_GP_PIN(1, 9), /* A9 */
  4368. [19] = RCAR_GP_PIN(1, 8), /* A8 */
  4369. [20] = RCAR_GP_PIN(1, 7), /* A7 */
  4370. [21] = RCAR_GP_PIN(1, 6), /* A6 */
  4371. [22] = RCAR_GP_PIN(1, 5), /* A5 */
  4372. [23] = RCAR_GP_PIN(1, 4), /* A4 */
  4373. [24] = RCAR_GP_PIN(1, 3), /* A3 */
  4374. [25] = RCAR_GP_PIN(1, 2), /* A2 */
  4375. [26] = RCAR_GP_PIN(1, 1), /* A1 */
  4376. [27] = RCAR_GP_PIN(1, 0), /* A0 */
  4377. [28] = SH_PFC_PIN_NONE,
  4378. [29] = SH_PFC_PIN_NONE,
  4379. [30] = RCAR_GP_PIN(2, 25), /* PUEN_EX_WAIT0 */
  4380. [31] = RCAR_GP_PIN(2, 24), /* PUEN_RD/WR# */
  4381. } },
  4382. { PINMUX_BIAS_REG("PUEN2", 0xe6060408, "PUD2", 0xe6060448) {
  4383. [0] = RCAR_GP_PIN(3, 1), /* SD0_CMD */
  4384. [1] = RCAR_GP_PIN(3, 0), /* SD0_CLK */
  4385. [2] = PIN_ASEBRK, /* ASEBRK */
  4386. [3] = SH_PFC_PIN_NONE,
  4387. [4] = PIN_TDI, /* TDI */
  4388. [5] = PIN_TMS, /* TMS */
  4389. [6] = PIN_TCK, /* TCK */
  4390. [7] = PIN_TRST_N, /* TRST# */
  4391. [8] = SH_PFC_PIN_NONE,
  4392. [9] = SH_PFC_PIN_NONE,
  4393. [10] = SH_PFC_PIN_NONE,
  4394. [11] = SH_PFC_PIN_NONE,
  4395. [12] = SH_PFC_PIN_NONE,
  4396. [13] = SH_PFC_PIN_NONE,
  4397. [14] = SH_PFC_PIN_NONE,
  4398. [15] = PIN_FSCLKST_N, /* FSCLKST# */
  4399. [16] = RCAR_GP_PIN(0, 17), /* SDA4 */
  4400. [17] = RCAR_GP_PIN(0, 16), /* SCL4 */
  4401. [18] = SH_PFC_PIN_NONE,
  4402. [19] = SH_PFC_PIN_NONE,
  4403. [20] = PIN_PRESETOUT_N, /* PRESETOUT# */
  4404. [21] = RCAR_GP_PIN(0, 15), /* D15 */
  4405. [22] = RCAR_GP_PIN(0, 14), /* D14 */
  4406. [23] = RCAR_GP_PIN(0, 13), /* D13 */
  4407. [24] = RCAR_GP_PIN(0, 12), /* D12 */
  4408. [25] = RCAR_GP_PIN(0, 11), /* D11 */
  4409. [26] = RCAR_GP_PIN(0, 10), /* D10 */
  4410. [27] = RCAR_GP_PIN(0, 9), /* D9 */
  4411. [28] = RCAR_GP_PIN(0, 8), /* D8 */
  4412. [29] = RCAR_GP_PIN(0, 7), /* D7 */
  4413. [30] = RCAR_GP_PIN(0, 6), /* D6 */
  4414. [31] = RCAR_GP_PIN(0, 5), /* D5 */
  4415. } },
  4416. { PINMUX_BIAS_REG("PUEN3", 0xe606040c, "PUD3", 0xe606044c) {
  4417. [0] = RCAR_GP_PIN(5, 0), /* SCK0_A */
  4418. [1] = RCAR_GP_PIN(5, 4), /* RTS0#_A */
  4419. [2] = RCAR_GP_PIN(5, 3), /* CTS0#_A */
  4420. [3] = RCAR_GP_PIN(5, 2), /* TX0_A */
  4421. [4] = RCAR_GP_PIN(5, 1), /* RX0_A */
  4422. [5] = SH_PFC_PIN_NONE,
  4423. [6] = SH_PFC_PIN_NONE,
  4424. [7] = RCAR_GP_PIN(3, 15), /* SD1_WP */
  4425. [8] = RCAR_GP_PIN(3, 14), /* SD1_CD */
  4426. [9] = RCAR_GP_PIN(3, 13), /* SD0_WP */
  4427. [10] = RCAR_GP_PIN(3, 12), /* SD0_CD */
  4428. [11] = RCAR_GP_PIN(4, 10), /* SD3_DS */
  4429. [12] = RCAR_GP_PIN(4, 9), /* SD3_DAT7 */
  4430. [13] = RCAR_GP_PIN(4, 8), /* SD3_DAT6 */
  4431. [14] = RCAR_GP_PIN(4, 7), /* SD3_DAT5 */
  4432. [15] = RCAR_GP_PIN(4, 6), /* SD3_DAT4 */
  4433. [16] = RCAR_GP_PIN(4, 5), /* SD3_DAT3 */
  4434. [17] = RCAR_GP_PIN(4, 4), /* SD3_DAT2 */
  4435. [18] = RCAR_GP_PIN(4, 3), /* SD3_DAT1 */
  4436. [19] = RCAR_GP_PIN(4, 2), /* SD3_DAT0 */
  4437. [20] = RCAR_GP_PIN(4, 1), /* SD3_CMD */
  4438. [21] = RCAR_GP_PIN(4, 0), /* SD3_CLK */
  4439. [22] = RCAR_GP_PIN(3, 11), /* SD1_DAT3 */
  4440. [23] = RCAR_GP_PIN(3, 10), /* SD1_DAT2 */
  4441. [24] = RCAR_GP_PIN(3, 9), /* SD1_DAT1 */
  4442. [25] = RCAR_GP_PIN(3, 8), /* SD1_DAT0 */
  4443. [26] = RCAR_GP_PIN(3, 7), /* SD1_CMD */
  4444. [27] = RCAR_GP_PIN(3, 6), /* SD1_CLK */
  4445. [28] = RCAR_GP_PIN(3, 5), /* SD0_DAT3 */
  4446. [29] = RCAR_GP_PIN(3, 4), /* SD0_DAT2 */
  4447. [30] = RCAR_GP_PIN(3, 3), /* SD0_DAT1 */
  4448. [31] = RCAR_GP_PIN(3, 2), /* SD0_DAT0 */
  4449. } },
  4450. { PINMUX_BIAS_REG("PUEN4", 0xe6060410, "PUD4", 0xe6060450) {
  4451. [0] = RCAR_GP_PIN(6, 8), /* AUDIO_CLKA */
  4452. [1] = RCAR_GP_PIN(6, 16), /* SSI_SDATA6 */
  4453. [2] = RCAR_GP_PIN(6, 15), /* SSI_WS6 */
  4454. [3] = RCAR_GP_PIN(6, 14), /* SSI_SCK6 */
  4455. [4] = RCAR_GP_PIN(6, 13), /* SSI_SDATA5 */
  4456. [5] = RCAR_GP_PIN(6, 12), /* SSI_WS5 */
  4457. [6] = RCAR_GP_PIN(6, 11), /* SSI_SCK5 */
  4458. [7] = RCAR_GP_PIN(6, 10), /* SSI_SDATA4 */
  4459. [8] = RCAR_GP_PIN(6, 7), /* SSI_SDATA3 */
  4460. [9] = RCAR_GP_PIN(6, 6), /* SSI_WS349 */
  4461. [10] = RCAR_GP_PIN(6, 5), /* SSI_SCK349 */
  4462. [11] = RCAR_GP_PIN(6, 4), /* SSI_SDATA2 */
  4463. [12] = RCAR_GP_PIN(6, 3), /* SSI_SDATA1 */
  4464. [13] = RCAR_GP_PIN(6, 2), /* SSI_SDATA0 */
  4465. [14] = RCAR_GP_PIN(6, 1), /* SSI_WS01239 */
  4466. [15] = RCAR_GP_PIN(6, 0), /* SSI_SCK01239 */
  4467. [16] = PIN_MLB_REF, /* MLB_REF */
  4468. [17] = RCAR_GP_PIN(5, 19), /* MLB_DAT */
  4469. [18] = RCAR_GP_PIN(5, 18), /* MLB_SIG */
  4470. [19] = RCAR_GP_PIN(5, 17), /* MLB_CLK */
  4471. [20] = RCAR_GP_PIN(5, 16), /* SSI_SDATA9 */
  4472. [21] = RCAR_GP_PIN(5, 15), /* MSIOF0_SS2 */
  4473. [22] = RCAR_GP_PIN(5, 14), /* MSIOF0_SS1 */
  4474. [23] = RCAR_GP_PIN(5, 13), /* MSIOF0_SYNC */
  4475. [24] = RCAR_GP_PIN(5, 12), /* MSIOF0_TXD */
  4476. [25] = RCAR_GP_PIN(5, 11), /* MSIOF0_RXD */
  4477. [26] = RCAR_GP_PIN(5, 10), /* MSIOF0_SCK */
  4478. [27] = RCAR_GP_PIN(5, 9), /* RX2_A */
  4479. [28] = RCAR_GP_PIN(5, 8), /* TX2_A */
  4480. [29] = RCAR_GP_PIN(5, 7), /* SCK2_A */
  4481. [30] = RCAR_GP_PIN(5, 6), /* TX1 */
  4482. [31] = RCAR_GP_PIN(5, 5), /* RX1 */
  4483. } },
  4484. { PINMUX_BIAS_REG("PUEN5", 0xe6060414, "PUD5", 0xe6060454) {
  4485. [0] = SH_PFC_PIN_NONE,
  4486. [1] = SH_PFC_PIN_NONE,
  4487. [2] = SH_PFC_PIN_NONE,
  4488. [3] = SH_PFC_PIN_NONE,
  4489. [4] = SH_PFC_PIN_NONE,
  4490. [5] = SH_PFC_PIN_NONE,
  4491. [6] = SH_PFC_PIN_NONE,
  4492. [7] = SH_PFC_PIN_NONE,
  4493. [8] = SH_PFC_PIN_NONE,
  4494. [9] = SH_PFC_PIN_NONE,
  4495. [10] = SH_PFC_PIN_NONE,
  4496. [11] = SH_PFC_PIN_NONE,
  4497. [12] = SH_PFC_PIN_NONE,
  4498. [13] = SH_PFC_PIN_NONE,
  4499. [14] = SH_PFC_PIN_NONE,
  4500. [15] = SH_PFC_PIN_NONE,
  4501. [16] = SH_PFC_PIN_NONE,
  4502. [17] = SH_PFC_PIN_NONE,
  4503. [18] = SH_PFC_PIN_NONE,
  4504. [19] = SH_PFC_PIN_NONE,
  4505. [20] = SH_PFC_PIN_NONE,
  4506. [21] = SH_PFC_PIN_NONE,
  4507. [22] = SH_PFC_PIN_NONE,
  4508. [23] = SH_PFC_PIN_NONE,
  4509. [24] = SH_PFC_PIN_NONE,
  4510. [25] = SH_PFC_PIN_NONE,
  4511. [26] = SH_PFC_PIN_NONE,
  4512. [27] = SH_PFC_PIN_NONE,
  4513. [28] = SH_PFC_PIN_NONE,
  4514. [29] = SH_PFC_PIN_NONE,
  4515. [30] = RCAR_GP_PIN(6, 9), /* PUEN_USB30_OVC */
  4516. [31] = RCAR_GP_PIN(6, 17), /* PUEN_USB30_PWEN */
  4517. } },
  4518. { /* sentinel */ },
  4519. };
  4520. static unsigned int r8a77990_pinmux_get_bias(struct sh_pfc *pfc,
  4521. unsigned int pin)
  4522. {
  4523. const struct pinmux_bias_reg *reg;
  4524. unsigned int bit;
  4525. reg = sh_pfc_pin_to_bias_reg(pfc, pin, &bit);
  4526. if (!reg)
  4527. return PIN_CONFIG_BIAS_DISABLE;
  4528. if (!(sh_pfc_read(pfc, reg->puen) & BIT(bit)))
  4529. return PIN_CONFIG_BIAS_DISABLE;
  4530. else if (sh_pfc_read(pfc, reg->pud) & BIT(bit))
  4531. return PIN_CONFIG_BIAS_PULL_UP;
  4532. else
  4533. return PIN_CONFIG_BIAS_PULL_DOWN;
  4534. }
  4535. static void r8a77990_pinmux_set_bias(struct sh_pfc *pfc, unsigned int pin,
  4536. unsigned int bias)
  4537. {
  4538. const struct pinmux_bias_reg *reg;
  4539. u32 enable, updown;
  4540. unsigned int bit;
  4541. reg = sh_pfc_pin_to_bias_reg(pfc, pin, &bit);
  4542. if (!reg)
  4543. return;
  4544. enable = sh_pfc_read(pfc, reg->puen) & ~BIT(bit);
  4545. if (bias != PIN_CONFIG_BIAS_DISABLE)
  4546. enable |= BIT(bit);
  4547. updown = sh_pfc_read(pfc, reg->pud) & ~BIT(bit);
  4548. if (bias == PIN_CONFIG_BIAS_PULL_UP)
  4549. updown |= BIT(bit);
  4550. sh_pfc_write(pfc, reg->pud, updown);
  4551. sh_pfc_write(pfc, reg->puen, enable);
  4552. }
  4553. static const struct sh_pfc_soc_operations r8a77990_pinmux_ops = {
  4554. .pin_to_pocctrl = r8a77990_pin_to_pocctrl,
  4555. .get_bias = r8a77990_pinmux_get_bias,
  4556. .set_bias = r8a77990_pinmux_set_bias,
  4557. };
  4558. #ifdef CONFIG_PINCTRL_PFC_R8A774C0
  4559. const struct sh_pfc_soc_info r8a774c0_pinmux_info = {
  4560. .name = "r8a774c0_pfc",
  4561. .ops = &r8a77990_pinmux_ops,
  4562. .unlock_reg = 0xe6060000, /* PMMR */
  4563. .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },
  4564. .pins = pinmux_pins,
  4565. .nr_pins = ARRAY_SIZE(pinmux_pins),
  4566. .groups = pinmux_groups.common,
  4567. .nr_groups = ARRAY_SIZE(pinmux_groups.common),
  4568. .functions = pinmux_functions.common,
  4569. .nr_functions = ARRAY_SIZE(pinmux_functions.common),
  4570. .cfg_regs = pinmux_config_regs,
  4571. .bias_regs = pinmux_bias_regs,
  4572. .ioctrl_regs = pinmux_ioctrl_regs,
  4573. .pinmux_data = pinmux_data,
  4574. .pinmux_data_size = ARRAY_SIZE(pinmux_data),
  4575. };
  4576. #endif
  4577. #ifdef CONFIG_PINCTRL_PFC_R8A77990
  4578. const struct sh_pfc_soc_info r8a77990_pinmux_info = {
  4579. .name = "r8a77990_pfc",
  4580. .ops = &r8a77990_pinmux_ops,
  4581. .unlock_reg = 0xe6060000, /* PMMR */
  4582. .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },
  4583. .pins = pinmux_pins,
  4584. .nr_pins = ARRAY_SIZE(pinmux_pins),
  4585. .groups = pinmux_groups.common,
  4586. .nr_groups = ARRAY_SIZE(pinmux_groups.common) +
  4587. ARRAY_SIZE(pinmux_groups.automotive),
  4588. .functions = pinmux_functions.common,
  4589. .nr_functions = ARRAY_SIZE(pinmux_functions.common) +
  4590. ARRAY_SIZE(pinmux_functions.automotive),
  4591. .cfg_regs = pinmux_config_regs,
  4592. .bias_regs = pinmux_bias_regs,
  4593. .ioctrl_regs = pinmux_ioctrl_regs,
  4594. .pinmux_data = pinmux_data,
  4595. .pinmux_data_size = ARRAY_SIZE(pinmux_data),
  4596. };
  4597. #endif