pinctrl-meson-gxl.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Pin controller and GPIO driver for Amlogic Meson GXL.
  4. *
  5. * Copyright (C) 2016 Endless Mobile, Inc.
  6. * Author: Carlo Caione <carlo@endlessm.com>
  7. */
  8. #include <dt-bindings/gpio/meson-gxl-gpio.h>
  9. #include "pinctrl-meson.h"
  10. #include "pinctrl-meson8-pmx.h"
  11. static const struct pinctrl_pin_desc meson_gxl_periphs_pins[] = {
  12. MESON_PIN(GPIOZ_0),
  13. MESON_PIN(GPIOZ_1),
  14. MESON_PIN(GPIOZ_2),
  15. MESON_PIN(GPIOZ_3),
  16. MESON_PIN(GPIOZ_4),
  17. MESON_PIN(GPIOZ_5),
  18. MESON_PIN(GPIOZ_6),
  19. MESON_PIN(GPIOZ_7),
  20. MESON_PIN(GPIOZ_8),
  21. MESON_PIN(GPIOZ_9),
  22. MESON_PIN(GPIOZ_10),
  23. MESON_PIN(GPIOZ_11),
  24. MESON_PIN(GPIOZ_12),
  25. MESON_PIN(GPIOZ_13),
  26. MESON_PIN(GPIOZ_14),
  27. MESON_PIN(GPIOZ_15),
  28. MESON_PIN(GPIOH_0),
  29. MESON_PIN(GPIOH_1),
  30. MESON_PIN(GPIOH_2),
  31. MESON_PIN(GPIOH_3),
  32. MESON_PIN(GPIOH_4),
  33. MESON_PIN(GPIOH_5),
  34. MESON_PIN(GPIOH_6),
  35. MESON_PIN(GPIOH_7),
  36. MESON_PIN(GPIOH_8),
  37. MESON_PIN(GPIOH_9),
  38. MESON_PIN(BOOT_0),
  39. MESON_PIN(BOOT_1),
  40. MESON_PIN(BOOT_2),
  41. MESON_PIN(BOOT_3),
  42. MESON_PIN(BOOT_4),
  43. MESON_PIN(BOOT_5),
  44. MESON_PIN(BOOT_6),
  45. MESON_PIN(BOOT_7),
  46. MESON_PIN(BOOT_8),
  47. MESON_PIN(BOOT_9),
  48. MESON_PIN(BOOT_10),
  49. MESON_PIN(BOOT_11),
  50. MESON_PIN(BOOT_12),
  51. MESON_PIN(BOOT_13),
  52. MESON_PIN(BOOT_14),
  53. MESON_PIN(BOOT_15),
  54. MESON_PIN(CARD_0),
  55. MESON_PIN(CARD_1),
  56. MESON_PIN(CARD_2),
  57. MESON_PIN(CARD_3),
  58. MESON_PIN(CARD_4),
  59. MESON_PIN(CARD_5),
  60. MESON_PIN(CARD_6),
  61. MESON_PIN(GPIODV_0),
  62. MESON_PIN(GPIODV_1),
  63. MESON_PIN(GPIODV_2),
  64. MESON_PIN(GPIODV_3),
  65. MESON_PIN(GPIODV_4),
  66. MESON_PIN(GPIODV_5),
  67. MESON_PIN(GPIODV_6),
  68. MESON_PIN(GPIODV_7),
  69. MESON_PIN(GPIODV_8),
  70. MESON_PIN(GPIODV_9),
  71. MESON_PIN(GPIODV_10),
  72. MESON_PIN(GPIODV_11),
  73. MESON_PIN(GPIODV_12),
  74. MESON_PIN(GPIODV_13),
  75. MESON_PIN(GPIODV_14),
  76. MESON_PIN(GPIODV_15),
  77. MESON_PIN(GPIODV_16),
  78. MESON_PIN(GPIODV_17),
  79. MESON_PIN(GPIODV_18),
  80. MESON_PIN(GPIODV_19),
  81. MESON_PIN(GPIODV_20),
  82. MESON_PIN(GPIODV_21),
  83. MESON_PIN(GPIODV_22),
  84. MESON_PIN(GPIODV_23),
  85. MESON_PIN(GPIODV_24),
  86. MESON_PIN(GPIODV_25),
  87. MESON_PIN(GPIODV_26),
  88. MESON_PIN(GPIODV_27),
  89. MESON_PIN(GPIODV_28),
  90. MESON_PIN(GPIODV_29),
  91. MESON_PIN(GPIOX_0),
  92. MESON_PIN(GPIOX_1),
  93. MESON_PIN(GPIOX_2),
  94. MESON_PIN(GPIOX_3),
  95. MESON_PIN(GPIOX_4),
  96. MESON_PIN(GPIOX_5),
  97. MESON_PIN(GPIOX_6),
  98. MESON_PIN(GPIOX_7),
  99. MESON_PIN(GPIOX_8),
  100. MESON_PIN(GPIOX_9),
  101. MESON_PIN(GPIOX_10),
  102. MESON_PIN(GPIOX_11),
  103. MESON_PIN(GPIOX_12),
  104. MESON_PIN(GPIOX_13),
  105. MESON_PIN(GPIOX_14),
  106. MESON_PIN(GPIOX_15),
  107. MESON_PIN(GPIOX_16),
  108. MESON_PIN(GPIOX_17),
  109. MESON_PIN(GPIOX_18),
  110. MESON_PIN(GPIOCLK_0),
  111. MESON_PIN(GPIOCLK_1),
  112. };
  113. static const unsigned int emmc_nand_d07_pins[] = {
  114. BOOT_0, BOOT_1, BOOT_2, BOOT_3, BOOT_4, BOOT_5, BOOT_6, BOOT_7,
  115. };
  116. static const unsigned int emmc_clk_pins[] = { BOOT_8 };
  117. static const unsigned int emmc_cmd_pins[] = { BOOT_10 };
  118. static const unsigned int emmc_ds_pins[] = { BOOT_15 };
  119. static const unsigned int nor_d_pins[] = { BOOT_11 };
  120. static const unsigned int nor_q_pins[] = { BOOT_12 };
  121. static const unsigned int nor_c_pins[] = { BOOT_13 };
  122. static const unsigned int nor_cs_pins[] = { BOOT_15 };
  123. static const unsigned int spi_mosi_pins[] = { GPIOX_8 };
  124. static const unsigned int spi_miso_pins[] = { GPIOX_9 };
  125. static const unsigned int spi_ss0_pins[] = { GPIOX_10 };
  126. static const unsigned int spi_sclk_pins[] = { GPIOX_11 };
  127. static const unsigned int sdcard_d0_pins[] = { CARD_1 };
  128. static const unsigned int sdcard_d1_pins[] = { CARD_0 };
  129. static const unsigned int sdcard_d2_pins[] = { CARD_5 };
  130. static const unsigned int sdcard_d3_pins[] = { CARD_4 };
  131. static const unsigned int sdcard_cmd_pins[] = { CARD_3 };
  132. static const unsigned int sdcard_clk_pins[] = { CARD_2 };
  133. static const unsigned int sdio_d0_pins[] = { GPIOX_0 };
  134. static const unsigned int sdio_d1_pins[] = { GPIOX_1 };
  135. static const unsigned int sdio_d2_pins[] = { GPIOX_2 };
  136. static const unsigned int sdio_d3_pins[] = { GPIOX_3 };
  137. static const unsigned int sdio_clk_pins[] = { GPIOX_4 };
  138. static const unsigned int sdio_cmd_pins[] = { GPIOX_5 };
  139. static const unsigned int sdio_irq_pins[] = { GPIOX_7 };
  140. static const unsigned int nand_ce0_pins[] = { BOOT_8 };
  141. static const unsigned int nand_ce1_pins[] = { BOOT_9 };
  142. static const unsigned int nand_rb0_pins[] = { BOOT_10 };
  143. static const unsigned int nand_ale_pins[] = { BOOT_11 };
  144. static const unsigned int nand_cle_pins[] = { BOOT_12 };
  145. static const unsigned int nand_wen_clk_pins[] = { BOOT_13 };
  146. static const unsigned int nand_ren_wr_pins[] = { BOOT_14 };
  147. static const unsigned int nand_dqs_pins[] = { BOOT_15 };
  148. static const unsigned int uart_tx_a_pins[] = { GPIOX_12 };
  149. static const unsigned int uart_rx_a_pins[] = { GPIOX_13 };
  150. static const unsigned int uart_cts_a_pins[] = { GPIOX_14 };
  151. static const unsigned int uart_rts_a_pins[] = { GPIOX_15 };
  152. static const unsigned int uart_tx_b_pins[] = { GPIODV_24 };
  153. static const unsigned int uart_rx_b_pins[] = { GPIODV_25 };
  154. static const unsigned int uart_cts_b_pins[] = { GPIODV_26 };
  155. static const unsigned int uart_rts_b_pins[] = { GPIODV_27 };
  156. static const unsigned int uart_tx_c_pins[] = { GPIOX_8 };
  157. static const unsigned int uart_rx_c_pins[] = { GPIOX_9 };
  158. static const unsigned int uart_cts_c_pins[] = { GPIOX_10 };
  159. static const unsigned int uart_rts_c_pins[] = { GPIOX_11 };
  160. static const unsigned int i2c_sck_a_pins[] = { GPIODV_25 };
  161. static const unsigned int i2c_sda_a_pins[] = { GPIODV_24 };
  162. static const unsigned int i2c_sck_b_pins[] = { GPIODV_27 };
  163. static const unsigned int i2c_sda_b_pins[] = { GPIODV_26 };
  164. static const unsigned int i2c_sck_c_pins[] = { GPIODV_29 };
  165. static const unsigned int i2c_sda_c_pins[] = { GPIODV_28 };
  166. static const unsigned int i2c_sck_c_dv19_pins[] = { GPIODV_19 };
  167. static const unsigned int i2c_sda_c_dv18_pins[] = { GPIODV_18 };
  168. static const unsigned int eth_mdio_pins[] = { GPIOZ_0 };
  169. static const unsigned int eth_mdc_pins[] = { GPIOZ_1 };
  170. static const unsigned int eth_clk_rx_clk_pins[] = { GPIOZ_2 };
  171. static const unsigned int eth_rx_dv_pins[] = { GPIOZ_3 };
  172. static const unsigned int eth_rxd0_pins[] = { GPIOZ_4 };
  173. static const unsigned int eth_rxd1_pins[] = { GPIOZ_5 };
  174. static const unsigned int eth_rxd2_pins[] = { GPIOZ_6 };
  175. static const unsigned int eth_rxd3_pins[] = { GPIOZ_7 };
  176. static const unsigned int eth_rgmii_tx_clk_pins[] = { GPIOZ_8 };
  177. static const unsigned int eth_tx_en_pins[] = { GPIOZ_9 };
  178. static const unsigned int eth_txd0_pins[] = { GPIOZ_10 };
  179. static const unsigned int eth_txd1_pins[] = { GPIOZ_11 };
  180. static const unsigned int eth_txd2_pins[] = { GPIOZ_12 };
  181. static const unsigned int eth_txd3_pins[] = { GPIOZ_13 };
  182. static const unsigned int pwm_a_pins[] = { GPIOX_6 };
  183. static const unsigned int pwm_b_pins[] = { GPIODV_29 };
  184. static const unsigned int pwm_c_pins[] = { GPIOZ_15 };
  185. static const unsigned int pwm_d_pins[] = { GPIODV_28 };
  186. static const unsigned int pwm_e_pins[] = { GPIOX_16 };
  187. static const unsigned int pwm_f_clk_pins[] = { GPIOCLK_1 };
  188. static const unsigned int pwm_f_x_pins[] = { GPIOX_7 };
  189. static const unsigned int hdmi_hpd_pins[] = { GPIOH_0 };
  190. static const unsigned int hdmi_sda_pins[] = { GPIOH_1 };
  191. static const unsigned int hdmi_scl_pins[] = { GPIOH_2 };
  192. static const unsigned int i2s_am_clk_pins[] = { GPIOH_6 };
  193. static const unsigned int i2s_out_ao_clk_pins[] = { GPIOH_7 };
  194. static const unsigned int i2s_out_lr_clk_pins[] = { GPIOH_8 };
  195. static const unsigned int i2s_out_ch01_pins[] = { GPIOH_9 };
  196. static const unsigned int i2s_out_ch23_z_pins[] = { GPIOZ_5 };
  197. static const unsigned int i2s_out_ch45_z_pins[] = { GPIOZ_6 };
  198. static const unsigned int i2s_out_ch67_z_pins[] = { GPIOZ_7 };
  199. static const unsigned int spdif_out_h_pins[] = { GPIOH_4 };
  200. static const unsigned int eth_link_led_pins[] = { GPIOZ_14 };
  201. static const unsigned int eth_act_led_pins[] = { GPIOZ_15 };
  202. static const unsigned int tsin_a_d0_pins[] = { GPIODV_0 };
  203. static const unsigned int tsin_a_clk_pins[] = { GPIODV_8 };
  204. static const unsigned int tsin_a_sop_pins[] = { GPIODV_9 };
  205. static const unsigned int tsin_a_d_valid_pins[] = { GPIODV_10 };
  206. static const unsigned int tsin_a_fail_pins[] = { GPIODV_11 };
  207. static const unsigned int tsin_a_dp_pins[] = {
  208. GPIODV_1, GPIODV_2, GPIODV_3, GPIODV_4, GPIODV_5, GPIODV_6, GPIODV_7,
  209. };
  210. static const unsigned int tsin_b_clk_pins[] = { GPIOH_6 };
  211. static const unsigned int tsin_b_d0_pins[] = { GPIOH_7 };
  212. static const unsigned int tsin_b_sop_pins[] = { GPIOH_8 };
  213. static const unsigned int tsin_b_d_valid_pins[] = { GPIOH_9 };
  214. static const unsigned int tsin_b_fail_z4_pins[] = { GPIOZ_4 };
  215. static const unsigned int tsin_b_clk_z3_pins[] = { GPIOZ_3 };
  216. static const unsigned int tsin_b_d0_z2_pins[] = { GPIOZ_2 };
  217. static const unsigned int tsin_b_sop_z1_pins[] = { GPIOZ_1 };
  218. static const unsigned int tsin_b_d_valid_z0_pins[] = { GPIOZ_0 };
  219. static const struct pinctrl_pin_desc meson_gxl_aobus_pins[] = {
  220. MESON_PIN(GPIOAO_0),
  221. MESON_PIN(GPIOAO_1),
  222. MESON_PIN(GPIOAO_2),
  223. MESON_PIN(GPIOAO_3),
  224. MESON_PIN(GPIOAO_4),
  225. MESON_PIN(GPIOAO_5),
  226. MESON_PIN(GPIOAO_6),
  227. MESON_PIN(GPIOAO_7),
  228. MESON_PIN(GPIOAO_8),
  229. MESON_PIN(GPIOAO_9),
  230. MESON_PIN(GPIO_TEST_N),
  231. };
  232. static const unsigned int uart_tx_ao_a_pins[] = { GPIOAO_0 };
  233. static const unsigned int uart_rx_ao_a_pins[] = { GPIOAO_1 };
  234. static const unsigned int uart_tx_ao_b_0_pins[] = { GPIOAO_0 };
  235. static const unsigned int uart_rx_ao_b_1_pins[] = { GPIOAO_1 };
  236. static const unsigned int uart_cts_ao_a_pins[] = { GPIOAO_2 };
  237. static const unsigned int uart_rts_ao_a_pins[] = { GPIOAO_3 };
  238. static const unsigned int uart_tx_ao_b_pins[] = { GPIOAO_4 };
  239. static const unsigned int uart_rx_ao_b_pins[] = { GPIOAO_5 };
  240. static const unsigned int uart_cts_ao_b_pins[] = { GPIOAO_2 };
  241. static const unsigned int uart_rts_ao_b_pins[] = { GPIOAO_3 };
  242. static const unsigned int i2c_sck_ao_pins[] = {GPIOAO_4 };
  243. static const unsigned int i2c_sda_ao_pins[] = {GPIOAO_5 };
  244. static const unsigned int i2c_slave_sck_ao_pins[] = {GPIOAO_4 };
  245. static const unsigned int i2c_slave_sda_ao_pins[] = {GPIOAO_5 };
  246. static const unsigned int remote_input_ao_pins[] = {GPIOAO_7 };
  247. static const unsigned int pwm_ao_a_3_pins[] = { GPIOAO_3 };
  248. static const unsigned int pwm_ao_a_8_pins[] = { GPIOAO_8 };
  249. static const unsigned int pwm_ao_b_pins[] = { GPIOAO_9 };
  250. static const unsigned int pwm_ao_b_6_pins[] = { GPIOAO_6 };
  251. static const unsigned int i2s_out_ch23_ao_pins[] = { GPIOAO_8 };
  252. static const unsigned int i2s_out_ch45_ao_pins[] = { GPIOAO_9 };
  253. static const unsigned int i2s_out_ch67_ao_pins[] = { GPIO_TEST_N };
  254. static const unsigned int spdif_out_ao_6_pins[] = { GPIOAO_6 };
  255. static const unsigned int spdif_out_ao_9_pins[] = { GPIOAO_9 };
  256. static const unsigned int ao_cec_pins[] = { GPIOAO_8 };
  257. static const unsigned int ee_cec_pins[] = { GPIOAO_8 };
  258. static struct meson_pmx_group meson_gxl_periphs_groups[] = {
  259. GPIO_GROUP(GPIOZ_0),
  260. GPIO_GROUP(GPIOZ_1),
  261. GPIO_GROUP(GPIOZ_2),
  262. GPIO_GROUP(GPIOZ_3),
  263. GPIO_GROUP(GPIOZ_4),
  264. GPIO_GROUP(GPIOZ_5),
  265. GPIO_GROUP(GPIOZ_6),
  266. GPIO_GROUP(GPIOZ_7),
  267. GPIO_GROUP(GPIOZ_8),
  268. GPIO_GROUP(GPIOZ_9),
  269. GPIO_GROUP(GPIOZ_10),
  270. GPIO_GROUP(GPIOZ_11),
  271. GPIO_GROUP(GPIOZ_12),
  272. GPIO_GROUP(GPIOZ_13),
  273. GPIO_GROUP(GPIOZ_14),
  274. GPIO_GROUP(GPIOZ_15),
  275. GPIO_GROUP(GPIOH_0),
  276. GPIO_GROUP(GPIOH_1),
  277. GPIO_GROUP(GPIOH_2),
  278. GPIO_GROUP(GPIOH_3),
  279. GPIO_GROUP(GPIOH_4),
  280. GPIO_GROUP(GPIOH_5),
  281. GPIO_GROUP(GPIOH_6),
  282. GPIO_GROUP(GPIOH_7),
  283. GPIO_GROUP(GPIOH_8),
  284. GPIO_GROUP(GPIOH_9),
  285. GPIO_GROUP(BOOT_0),
  286. GPIO_GROUP(BOOT_1),
  287. GPIO_GROUP(BOOT_2),
  288. GPIO_GROUP(BOOT_3),
  289. GPIO_GROUP(BOOT_4),
  290. GPIO_GROUP(BOOT_5),
  291. GPIO_GROUP(BOOT_6),
  292. GPIO_GROUP(BOOT_7),
  293. GPIO_GROUP(BOOT_8),
  294. GPIO_GROUP(BOOT_9),
  295. GPIO_GROUP(BOOT_10),
  296. GPIO_GROUP(BOOT_11),
  297. GPIO_GROUP(BOOT_12),
  298. GPIO_GROUP(BOOT_13),
  299. GPIO_GROUP(BOOT_14),
  300. GPIO_GROUP(BOOT_15),
  301. GPIO_GROUP(CARD_0),
  302. GPIO_GROUP(CARD_1),
  303. GPIO_GROUP(CARD_2),
  304. GPIO_GROUP(CARD_3),
  305. GPIO_GROUP(CARD_4),
  306. GPIO_GROUP(CARD_5),
  307. GPIO_GROUP(CARD_6),
  308. GPIO_GROUP(GPIODV_0),
  309. GPIO_GROUP(GPIODV_1),
  310. GPIO_GROUP(GPIODV_2),
  311. GPIO_GROUP(GPIODV_3),
  312. GPIO_GROUP(GPIODV_4),
  313. GPIO_GROUP(GPIODV_5),
  314. GPIO_GROUP(GPIODV_6),
  315. GPIO_GROUP(GPIODV_7),
  316. GPIO_GROUP(GPIODV_8),
  317. GPIO_GROUP(GPIODV_9),
  318. GPIO_GROUP(GPIODV_10),
  319. GPIO_GROUP(GPIODV_11),
  320. GPIO_GROUP(GPIODV_12),
  321. GPIO_GROUP(GPIODV_13),
  322. GPIO_GROUP(GPIODV_14),
  323. GPIO_GROUP(GPIODV_15),
  324. GPIO_GROUP(GPIODV_16),
  325. GPIO_GROUP(GPIODV_17),
  326. GPIO_GROUP(GPIODV_19),
  327. GPIO_GROUP(GPIODV_20),
  328. GPIO_GROUP(GPIODV_21),
  329. GPIO_GROUP(GPIODV_22),
  330. GPIO_GROUP(GPIODV_23),
  331. GPIO_GROUP(GPIODV_24),
  332. GPIO_GROUP(GPIODV_25),
  333. GPIO_GROUP(GPIODV_26),
  334. GPIO_GROUP(GPIODV_27),
  335. GPIO_GROUP(GPIODV_28),
  336. GPIO_GROUP(GPIODV_29),
  337. GPIO_GROUP(GPIOX_0),
  338. GPIO_GROUP(GPIOX_1),
  339. GPIO_GROUP(GPIOX_2),
  340. GPIO_GROUP(GPIOX_3),
  341. GPIO_GROUP(GPIOX_4),
  342. GPIO_GROUP(GPIOX_5),
  343. GPIO_GROUP(GPIOX_6),
  344. GPIO_GROUP(GPIOX_7),
  345. GPIO_GROUP(GPIOX_8),
  346. GPIO_GROUP(GPIOX_9),
  347. GPIO_GROUP(GPIOX_10),
  348. GPIO_GROUP(GPIOX_11),
  349. GPIO_GROUP(GPIOX_12),
  350. GPIO_GROUP(GPIOX_13),
  351. GPIO_GROUP(GPIOX_14),
  352. GPIO_GROUP(GPIOX_15),
  353. GPIO_GROUP(GPIOX_16),
  354. GPIO_GROUP(GPIOX_17),
  355. GPIO_GROUP(GPIOX_18),
  356. GPIO_GROUP(GPIOCLK_0),
  357. GPIO_GROUP(GPIOCLK_1),
  358. GPIO_GROUP(GPIO_TEST_N),
  359. /* Bank X */
  360. GROUP(sdio_d0, 5, 31),
  361. GROUP(sdio_d1, 5, 30),
  362. GROUP(sdio_d2, 5, 29),
  363. GROUP(sdio_d3, 5, 28),
  364. GROUP(sdio_clk, 5, 27),
  365. GROUP(sdio_cmd, 5, 26),
  366. GROUP(sdio_irq, 5, 24),
  367. GROUP(uart_tx_a, 5, 19),
  368. GROUP(uart_rx_a, 5, 18),
  369. GROUP(uart_cts_a, 5, 17),
  370. GROUP(uart_rts_a, 5, 16),
  371. GROUP(uart_tx_c, 5, 13),
  372. GROUP(uart_rx_c, 5, 12),
  373. GROUP(uart_cts_c, 5, 11),
  374. GROUP(uart_rts_c, 5, 10),
  375. GROUP(pwm_a, 5, 25),
  376. GROUP(pwm_e, 5, 15),
  377. GROUP(pwm_f_x, 5, 14),
  378. GROUP(spi_mosi, 5, 3),
  379. GROUP(spi_miso, 5, 2),
  380. GROUP(spi_ss0, 5, 1),
  381. GROUP(spi_sclk, 5, 0),
  382. /* Bank Z */
  383. GROUP(eth_mdio, 4, 23),
  384. GROUP(eth_mdc, 4, 22),
  385. GROUP(eth_clk_rx_clk, 4, 21),
  386. GROUP(eth_rx_dv, 4, 20),
  387. GROUP(eth_rxd0, 4, 19),
  388. GROUP(eth_rxd1, 4, 18),
  389. GROUP(eth_rxd2, 4, 17),
  390. GROUP(eth_rxd3, 4, 16),
  391. GROUP(eth_rgmii_tx_clk, 4, 15),
  392. GROUP(eth_tx_en, 4, 14),
  393. GROUP(eth_txd0, 4, 13),
  394. GROUP(eth_txd1, 4, 12),
  395. GROUP(eth_txd2, 4, 11),
  396. GROUP(eth_txd3, 4, 10),
  397. GROUP(tsin_b_fail_z4, 3, 15),
  398. GROUP(tsin_b_clk_z3, 3, 16),
  399. GROUP(tsin_b_d0_z2, 3, 17),
  400. GROUP(tsin_b_sop_z1, 3, 18),
  401. GROUP(tsin_b_d_valid_z0, 3, 19),
  402. GROUP(pwm_c, 3, 20),
  403. GROUP(i2s_out_ch23_z, 3, 26),
  404. GROUP(i2s_out_ch45_z, 3, 25),
  405. GROUP(i2s_out_ch67_z, 3, 24),
  406. GROUP(eth_link_led, 4, 25),
  407. GROUP(eth_act_led, 4, 24),
  408. /* Bank H */
  409. GROUP(hdmi_hpd, 6, 31),
  410. GROUP(hdmi_sda, 6, 30),
  411. GROUP(hdmi_scl, 6, 29),
  412. GROUP(i2s_am_clk, 6, 26),
  413. GROUP(i2s_out_ao_clk, 6, 25),
  414. GROUP(i2s_out_lr_clk, 6, 24),
  415. GROUP(i2s_out_ch01, 6, 23),
  416. GROUP(spdif_out_h, 6, 28),
  417. GROUP(tsin_b_d0, 6, 17),
  418. GROUP(tsin_b_sop, 6, 18),
  419. GROUP(tsin_b_d_valid, 6, 19),
  420. GROUP(tsin_b_clk, 6, 20),
  421. /* Bank DV */
  422. GROUP(uart_tx_b, 2, 16),
  423. GROUP(uart_rx_b, 2, 15),
  424. GROUP(uart_cts_b, 2, 14),
  425. GROUP(uart_rts_b, 2, 13),
  426. GROUP(i2c_sda_c_dv18, 1, 17),
  427. GROUP(i2c_sck_c_dv19, 1, 16),
  428. GROUP(i2c_sda_a, 1, 15),
  429. GROUP(i2c_sck_a, 1, 14),
  430. GROUP(i2c_sda_b, 1, 13),
  431. GROUP(i2c_sck_b, 1, 12),
  432. GROUP(i2c_sda_c, 1, 11),
  433. GROUP(i2c_sck_c, 1, 10),
  434. GROUP(pwm_b, 2, 11),
  435. GROUP(pwm_d, 2, 12),
  436. GROUP(tsin_a_d0, 2, 4),
  437. GROUP(tsin_a_dp, 2, 3),
  438. GROUP(tsin_a_clk, 2, 2),
  439. GROUP(tsin_a_sop, 2, 1),
  440. GROUP(tsin_a_d_valid, 2, 0),
  441. GROUP(tsin_a_fail, 1, 31),
  442. /* Bank BOOT */
  443. GROUP(emmc_nand_d07, 7, 31),
  444. GROUP(emmc_clk, 7, 30),
  445. GROUP(emmc_cmd, 7, 29),
  446. GROUP(emmc_ds, 7, 28),
  447. GROUP(nor_d, 7, 13),
  448. GROUP(nor_q, 7, 12),
  449. GROUP(nor_c, 7, 11),
  450. GROUP(nor_cs, 7, 10),
  451. GROUP(nand_ce0, 7, 7),
  452. GROUP(nand_ce1, 7, 6),
  453. GROUP(nand_rb0, 7, 5),
  454. GROUP(nand_ale, 7, 4),
  455. GROUP(nand_cle, 7, 3),
  456. GROUP(nand_wen_clk, 7, 2),
  457. GROUP(nand_ren_wr, 7, 1),
  458. GROUP(nand_dqs, 7, 0),
  459. /* Bank CARD */
  460. GROUP(sdcard_d1, 6, 5),
  461. GROUP(sdcard_d0, 6, 4),
  462. GROUP(sdcard_d3, 6, 1),
  463. GROUP(sdcard_d2, 6, 0),
  464. GROUP(sdcard_cmd, 6, 2),
  465. GROUP(sdcard_clk, 6, 3),
  466. /* Bank CLK */
  467. GROUP(pwm_f_clk, 8, 30),
  468. };
  469. static struct meson_pmx_group meson_gxl_aobus_groups[] = {
  470. GPIO_GROUP(GPIOAO_0),
  471. GPIO_GROUP(GPIOAO_1),
  472. GPIO_GROUP(GPIOAO_2),
  473. GPIO_GROUP(GPIOAO_3),
  474. GPIO_GROUP(GPIOAO_4),
  475. GPIO_GROUP(GPIOAO_5),
  476. GPIO_GROUP(GPIOAO_6),
  477. GPIO_GROUP(GPIOAO_7),
  478. GPIO_GROUP(GPIOAO_8),
  479. GPIO_GROUP(GPIOAO_9),
  480. /* bank AO */
  481. GROUP(uart_tx_ao_b_0, 0, 26),
  482. GROUP(uart_rx_ao_b_1, 0, 25),
  483. GROUP(uart_tx_ao_b, 0, 24),
  484. GROUP(uart_rx_ao_b, 0, 23),
  485. GROUP(uart_tx_ao_a, 0, 12),
  486. GROUP(uart_rx_ao_a, 0, 11),
  487. GROUP(uart_cts_ao_a, 0, 10),
  488. GROUP(uart_rts_ao_a, 0, 9),
  489. GROUP(uart_cts_ao_b, 0, 8),
  490. GROUP(uart_rts_ao_b, 0, 7),
  491. GROUP(i2c_sck_ao, 0, 6),
  492. GROUP(i2c_sda_ao, 0, 5),
  493. GROUP(i2c_slave_sck_ao, 0, 2),
  494. GROUP(i2c_slave_sda_ao, 0, 1),
  495. GROUP(remote_input_ao, 0, 0),
  496. GROUP(pwm_ao_a_3, 0, 22),
  497. GROUP(pwm_ao_b_6, 0, 18),
  498. GROUP(pwm_ao_a_8, 0, 17),
  499. GROUP(pwm_ao_b, 0, 3),
  500. GROUP(i2s_out_ch23_ao, 1, 0),
  501. GROUP(i2s_out_ch45_ao, 1, 1),
  502. GROUP(spdif_out_ao_6, 0, 16),
  503. GROUP(spdif_out_ao_9, 0, 4),
  504. GROUP(ao_cec, 0, 15),
  505. GROUP(ee_cec, 0, 14),
  506. /* test n pin */
  507. GROUP(i2s_out_ch67_ao, 1, 2),
  508. };
  509. static const char * const gpio_periphs_groups[] = {
  510. "GPIOZ_0", "GPIOZ_1", "GPIOZ_2", "GPIOZ_3", "GPIOZ_4",
  511. "GPIOZ_5", "GPIOZ_6", "GPIOZ_7", "GPIOZ_8", "GPIOZ_9",
  512. "GPIOZ_10", "GPIOZ_11", "GPIOZ_12", "GPIOZ_13", "GPIOZ_14",
  513. "GPIOZ_15",
  514. "GPIOH_0", "GPIOH_1", "GPIOH_2", "GPIOH_3", "GPIOH_4",
  515. "GPIOH_5", "GPIOH_6", "GPIOH_7", "GPIOH_8", "GPIOH_9",
  516. "BOOT_0", "BOOT_1", "BOOT_2", "BOOT_3", "BOOT_4",
  517. "BOOT_5", "BOOT_6", "BOOT_7", "BOOT_8", "BOOT_9",
  518. "BOOT_10", "BOOT_11", "BOOT_12", "BOOT_13", "BOOT_14",
  519. "BOOT_15",
  520. "CARD_0", "CARD_1", "CARD_2", "CARD_3", "CARD_4",
  521. "CARD_5", "CARD_6",
  522. "GPIODV_0", "GPIODV_1", "GPIODV_2", "GPIODV_3", "GPIODV_4",
  523. "GPIODV_5", "GPIODV_6", "GPIODV_7", "GPIODV_8", "GPIODV_9",
  524. "GPIODV_10", "GPIODV_11", "GPIODV_12", "GPIODV_13", "GPIODV_14",
  525. "GPIODV_15", "GPIODV_16", "GPIODV_17", "GPIODV_18", "GPIODV_19",
  526. "GPIODV_20", "GPIODV_21", "GPIODV_22", "GPIODV_23", "GPIODV_24",
  527. "GPIODV_25", "GPIODV_26", "GPIODV_27", "GPIODV_28", "GPIODV_29",
  528. "GPIOX_0", "GPIOX_1", "GPIOX_2", "GPIOX_3", "GPIOX_4",
  529. "GPIOX_5", "GPIOX_6", "GPIOX_7", "GPIOX_8", "GPIOX_9",
  530. "GPIOX_10", "GPIOX_11", "GPIOX_12", "GPIOX_13", "GPIOX_14",
  531. "GPIOX_15", "GPIOX_16", "GPIOX_17", "GPIOX_18",
  532. };
  533. static const char * const emmc_groups[] = {
  534. "emmc_nand_d07", "emmc_clk", "emmc_cmd", "emmc_ds",
  535. };
  536. static const char * const nor_groups[] = {
  537. "nor_d", "nor_q", "nor_c", "nor_cs",
  538. };
  539. static const char * const spi_groups[] = {
  540. "spi_mosi", "spi_miso", "spi_ss0", "spi_sclk",
  541. };
  542. static const char * const sdcard_groups[] = {
  543. "sdcard_d0", "sdcard_d1", "sdcard_d2", "sdcard_d3",
  544. "sdcard_cmd", "sdcard_clk",
  545. };
  546. static const char * const sdio_groups[] = {
  547. "sdio_d0", "sdio_d1", "sdio_d2", "sdio_d3",
  548. "sdio_cmd", "sdio_clk", "sdio_irq",
  549. };
  550. static const char * const nand_groups[] = {
  551. "emmc_nand_d07", "nand_ce0", "nand_ce1", "nand_rb0", "nand_ale",
  552. "nand_cle", "nand_wen_clk", "nand_ren_wr", "nand_dqs",
  553. };
  554. static const char * const uart_a_groups[] = {
  555. "uart_tx_a", "uart_rx_a", "uart_cts_a", "uart_rts_a",
  556. };
  557. static const char * const uart_b_groups[] = {
  558. "uart_tx_b", "uart_rx_b", "uart_cts_b", "uart_rts_b",
  559. };
  560. static const char * const uart_c_groups[] = {
  561. "uart_tx_c", "uart_rx_c", "uart_cts_c", "uart_rts_c",
  562. };
  563. static const char * const i2c_a_groups[] = {
  564. "i2c_sck_a", "i2c_sda_a",
  565. };
  566. static const char * const i2c_b_groups[] = {
  567. "i2c_sck_b", "i2c_sda_b",
  568. };
  569. static const char * const i2c_c_groups[] = {
  570. "i2c_sck_c", "i2c_sda_c", "i2c_sda_c_dv18", "i2c_sck_c_dv19",
  571. };
  572. static const char * const eth_groups[] = {
  573. "eth_mdio", "eth_mdc", "eth_clk_rx_clk", "eth_rx_dv",
  574. "eth_rxd0", "eth_rxd1", "eth_rxd2", "eth_rxd3",
  575. "eth_rgmii_tx_clk", "eth_tx_en",
  576. "eth_txd0", "eth_txd1", "eth_txd2", "eth_txd3",
  577. };
  578. static const char * const pwm_a_groups[] = {
  579. "pwm_a",
  580. };
  581. static const char * const pwm_b_groups[] = {
  582. "pwm_b",
  583. };
  584. static const char * const pwm_c_groups[] = {
  585. "pwm_c",
  586. };
  587. static const char * const pwm_d_groups[] = {
  588. "pwm_d",
  589. };
  590. static const char * const pwm_e_groups[] = {
  591. "pwm_e",
  592. };
  593. static const char * const pwm_f_groups[] = {
  594. "pwm_f_clk", "pwm_f_x",
  595. };
  596. static const char * const hdmi_hpd_groups[] = {
  597. "hdmi_hpd",
  598. };
  599. static const char * const hdmi_i2c_groups[] = {
  600. "hdmi_sda", "hdmi_scl",
  601. };
  602. static const char * const i2s_out_groups[] = {
  603. "i2s_am_clk", "i2s_out_ao_clk", "i2s_out_lr_clk",
  604. "i2s_out_ch01", "i2s_out_ch23_z", "i2s_out_ch45_z", "i2s_out_ch67_z",
  605. };
  606. static const char * const spdif_out_groups[] = {
  607. "spdif_out_h",
  608. };
  609. static const char * const eth_led_groups[] = {
  610. "eth_link_led", "eth_act_led",
  611. };
  612. static const char * const tsin_a_groups[] = {
  613. "tsin_a_clk", "tsin_a_sop",
  614. "tsin_a_d_valid", "tsin_a_d0",
  615. "tsin_a_dp", "tsin_a_fail",
  616. };
  617. static const char * const tsin_b_groups[] = {
  618. "tsin_b_clk", "tsin_b_sop", "tsin_b_d_valid", "tsin_b_d0",
  619. "tsin_b_clk_z3", "tsin_b_sop_z1", "tsin_b_d_valid_z0", "tsin_b_d0_z2",
  620. "tsin_b_fail_z4",
  621. };
  622. static const char * const gpio_aobus_groups[] = {
  623. "GPIOAO_0", "GPIOAO_1", "GPIOAO_2", "GPIOAO_3", "GPIOAO_4",
  624. "GPIOAO_5", "GPIOAO_6", "GPIOAO_7", "GPIOAO_8", "GPIOAO_9",
  625. "GPIO_TEST_N",
  626. };
  627. static const char * const uart_ao_groups[] = {
  628. "uart_tx_ao_a", "uart_rx_ao_a", "uart_cts_ao_a", "uart_rts_ao_a",
  629. };
  630. static const char * const uart_ao_b_groups[] = {
  631. "uart_tx_ao_b", "uart_rx_ao_b", "uart_cts_ao_b", "uart_rts_ao_b",
  632. "uart_tx_ao_b_0", "uart_rx_ao_b_1",
  633. };
  634. static const char * const i2c_ao_groups[] = {
  635. "i2c_sck_ao", "i2c_sda_ao",
  636. };
  637. static const char * const i2c_slave_ao_groups[] = {
  638. "i2c_slave_sck_ao", "i2c_slave_sda_ao",
  639. };
  640. static const char * const remote_input_ao_groups[] = {
  641. "remote_input_ao",
  642. };
  643. static const char * const pwm_ao_a_groups[] = {
  644. "pwm_ao_a_3", "pwm_ao_a_8",
  645. };
  646. static const char * const pwm_ao_b_groups[] = {
  647. "pwm_ao_b", "pwm_ao_b_6",
  648. };
  649. static const char * const i2s_out_ao_groups[] = {
  650. "i2s_out_ch23_ao", "i2s_out_ch45_ao", "i2s_out_ch67_ao",
  651. };
  652. static const char * const spdif_out_ao_groups[] = {
  653. "spdif_out_ao_6", "spdif_out_ao_9",
  654. };
  655. static const char * const cec_ao_groups[] = {
  656. "ao_cec", "ee_cec",
  657. };
  658. static struct meson_pmx_func meson_gxl_periphs_functions[] = {
  659. FUNCTION(gpio_periphs),
  660. FUNCTION(emmc),
  661. FUNCTION(nor),
  662. FUNCTION(spi),
  663. FUNCTION(sdcard),
  664. FUNCTION(sdio),
  665. FUNCTION(nand),
  666. FUNCTION(uart_a),
  667. FUNCTION(uart_b),
  668. FUNCTION(uart_c),
  669. FUNCTION(i2c_a),
  670. FUNCTION(i2c_b),
  671. FUNCTION(i2c_c),
  672. FUNCTION(eth),
  673. FUNCTION(pwm_a),
  674. FUNCTION(pwm_b),
  675. FUNCTION(pwm_c),
  676. FUNCTION(pwm_d),
  677. FUNCTION(pwm_e),
  678. FUNCTION(pwm_f),
  679. FUNCTION(hdmi_hpd),
  680. FUNCTION(hdmi_i2c),
  681. FUNCTION(i2s_out),
  682. FUNCTION(spdif_out),
  683. FUNCTION(eth_led),
  684. FUNCTION(tsin_a),
  685. FUNCTION(tsin_b),
  686. };
  687. static struct meson_pmx_func meson_gxl_aobus_functions[] = {
  688. FUNCTION(gpio_aobus),
  689. FUNCTION(uart_ao),
  690. FUNCTION(uart_ao_b),
  691. FUNCTION(i2c_ao),
  692. FUNCTION(i2c_slave_ao),
  693. FUNCTION(remote_input_ao),
  694. FUNCTION(pwm_ao_a),
  695. FUNCTION(pwm_ao_b),
  696. FUNCTION(i2s_out_ao),
  697. FUNCTION(spdif_out_ao),
  698. FUNCTION(cec_ao),
  699. };
  700. static struct meson_bank meson_gxl_periphs_banks[] = {
  701. /* name first last irq pullen pull dir out in */
  702. BANK("X", GPIOX_0, GPIOX_18, 89, 107, 4, 0, 4, 0, 12, 0, 13, 0, 14, 0),
  703. BANK("DV", GPIODV_0, GPIODV_29, 83, 88, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0),
  704. BANK("H", GPIOH_0, GPIOH_9, 26, 35, 1, 20, 1, 20, 3, 20, 4, 20, 5, 20),
  705. BANK("Z", GPIOZ_0, GPIOZ_15, 10, 25, 3, 0, 3, 0, 9, 0, 10, 0, 11, 0),
  706. BANK("CARD", CARD_0, CARD_6, 52, 58, 2, 20, 2, 20, 6, 20, 7, 20, 8, 20),
  707. BANK("BOOT", BOOT_0, BOOT_15, 36, 51, 2, 0, 2, 0, 6, 0, 7, 0, 8, 0),
  708. BANK("CLK", GPIOCLK_0, GPIOCLK_1, 108, 109, 3, 28, 3, 28, 9, 28, 10, 28, 11, 28),
  709. };
  710. static struct meson_bank meson_gxl_aobus_banks[] = {
  711. /* name first last irq pullen pull dir out in */
  712. BANK("AO", GPIOAO_0, GPIOAO_9, 0, 9, 0, 16, 0, 0, 0, 0, 0, 16, 1, 0),
  713. };
  714. static struct meson_pinctrl_data meson_gxl_periphs_pinctrl_data = {
  715. .name = "periphs-banks",
  716. .pins = meson_gxl_periphs_pins,
  717. .groups = meson_gxl_periphs_groups,
  718. .funcs = meson_gxl_periphs_functions,
  719. .banks = meson_gxl_periphs_banks,
  720. .num_pins = ARRAY_SIZE(meson_gxl_periphs_pins),
  721. .num_groups = ARRAY_SIZE(meson_gxl_periphs_groups),
  722. .num_funcs = ARRAY_SIZE(meson_gxl_periphs_functions),
  723. .num_banks = ARRAY_SIZE(meson_gxl_periphs_banks),
  724. .pmx_ops = &meson8_pmx_ops,
  725. };
  726. static struct meson_pinctrl_data meson_gxl_aobus_pinctrl_data = {
  727. .name = "aobus-banks",
  728. .pins = meson_gxl_aobus_pins,
  729. .groups = meson_gxl_aobus_groups,
  730. .funcs = meson_gxl_aobus_functions,
  731. .banks = meson_gxl_aobus_banks,
  732. .num_pins = ARRAY_SIZE(meson_gxl_aobus_pins),
  733. .num_groups = ARRAY_SIZE(meson_gxl_aobus_groups),
  734. .num_funcs = ARRAY_SIZE(meson_gxl_aobus_functions),
  735. .num_banks = ARRAY_SIZE(meson_gxl_aobus_banks),
  736. .pmx_ops = &meson8_pmx_ops,
  737. .parse_dt = meson8_aobus_parse_dt_extra,
  738. };
  739. static const struct of_device_id meson_gxl_pinctrl_dt_match[] = {
  740. {
  741. .compatible = "amlogic,meson-gxl-periphs-pinctrl",
  742. .data = &meson_gxl_periphs_pinctrl_data,
  743. },
  744. {
  745. .compatible = "amlogic,meson-gxl-aobus-pinctrl",
  746. .data = &meson_gxl_aobus_pinctrl_data,
  747. },
  748. { },
  749. };
  750. MODULE_DEVICE_TABLE(of, meson_gxl_pinctrl_dt_match);
  751. static struct platform_driver meson_gxl_pinctrl_driver = {
  752. .probe = meson_pinctrl_probe,
  753. .driver = {
  754. .name = "meson-gxl-pinctrl",
  755. .of_match_table = meson_gxl_pinctrl_dt_match,
  756. },
  757. };
  758. module_platform_driver(meson_gxl_pinctrl_driver);
  759. MODULE_LICENSE("GPL v2");