pinctrl-meson-gxbb.c 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Pin controller and GPIO driver for Amlogic Meson GXBB.
  4. *
  5. * Copyright (C) 2016 Endless Mobile, Inc.
  6. * Author: Carlo Caione <carlo@endlessm.com>
  7. */
  8. #include <dt-bindings/gpio/meson-gxbb-gpio.h>
  9. #include "pinctrl-meson.h"
  10. #include "pinctrl-meson8-pmx.h"
  11. static const struct pinctrl_pin_desc meson_gxbb_periphs_pins[] = {
  12. MESON_PIN(GPIOZ_0),
  13. MESON_PIN(GPIOZ_1),
  14. MESON_PIN(GPIOZ_2),
  15. MESON_PIN(GPIOZ_3),
  16. MESON_PIN(GPIOZ_4),
  17. MESON_PIN(GPIOZ_5),
  18. MESON_PIN(GPIOZ_6),
  19. MESON_PIN(GPIOZ_7),
  20. MESON_PIN(GPIOZ_8),
  21. MESON_PIN(GPIOZ_9),
  22. MESON_PIN(GPIOZ_10),
  23. MESON_PIN(GPIOZ_11),
  24. MESON_PIN(GPIOZ_12),
  25. MESON_PIN(GPIOZ_13),
  26. MESON_PIN(GPIOZ_14),
  27. MESON_PIN(GPIOZ_15),
  28. MESON_PIN(GPIOH_0),
  29. MESON_PIN(GPIOH_1),
  30. MESON_PIN(GPIOH_2),
  31. MESON_PIN(GPIOH_3),
  32. MESON_PIN(BOOT_0),
  33. MESON_PIN(BOOT_1),
  34. MESON_PIN(BOOT_2),
  35. MESON_PIN(BOOT_3),
  36. MESON_PIN(BOOT_4),
  37. MESON_PIN(BOOT_5),
  38. MESON_PIN(BOOT_6),
  39. MESON_PIN(BOOT_7),
  40. MESON_PIN(BOOT_8),
  41. MESON_PIN(BOOT_9),
  42. MESON_PIN(BOOT_10),
  43. MESON_PIN(BOOT_11),
  44. MESON_PIN(BOOT_12),
  45. MESON_PIN(BOOT_13),
  46. MESON_PIN(BOOT_14),
  47. MESON_PIN(BOOT_15),
  48. MESON_PIN(BOOT_16),
  49. MESON_PIN(BOOT_17),
  50. MESON_PIN(CARD_0),
  51. MESON_PIN(CARD_1),
  52. MESON_PIN(CARD_2),
  53. MESON_PIN(CARD_3),
  54. MESON_PIN(CARD_4),
  55. MESON_PIN(CARD_5),
  56. MESON_PIN(CARD_6),
  57. MESON_PIN(GPIODV_0),
  58. MESON_PIN(GPIODV_1),
  59. MESON_PIN(GPIODV_2),
  60. MESON_PIN(GPIODV_3),
  61. MESON_PIN(GPIODV_4),
  62. MESON_PIN(GPIODV_5),
  63. MESON_PIN(GPIODV_6),
  64. MESON_PIN(GPIODV_7),
  65. MESON_PIN(GPIODV_8),
  66. MESON_PIN(GPIODV_9),
  67. MESON_PIN(GPIODV_10),
  68. MESON_PIN(GPIODV_11),
  69. MESON_PIN(GPIODV_12),
  70. MESON_PIN(GPIODV_13),
  71. MESON_PIN(GPIODV_14),
  72. MESON_PIN(GPIODV_15),
  73. MESON_PIN(GPIODV_16),
  74. MESON_PIN(GPIODV_17),
  75. MESON_PIN(GPIODV_18),
  76. MESON_PIN(GPIODV_19),
  77. MESON_PIN(GPIODV_20),
  78. MESON_PIN(GPIODV_21),
  79. MESON_PIN(GPIODV_22),
  80. MESON_PIN(GPIODV_23),
  81. MESON_PIN(GPIODV_24),
  82. MESON_PIN(GPIODV_25),
  83. MESON_PIN(GPIODV_26),
  84. MESON_PIN(GPIODV_27),
  85. MESON_PIN(GPIODV_28),
  86. MESON_PIN(GPIODV_29),
  87. MESON_PIN(GPIOY_0),
  88. MESON_PIN(GPIOY_1),
  89. MESON_PIN(GPIOY_2),
  90. MESON_PIN(GPIOY_3),
  91. MESON_PIN(GPIOY_4),
  92. MESON_PIN(GPIOY_5),
  93. MESON_PIN(GPIOY_6),
  94. MESON_PIN(GPIOY_7),
  95. MESON_PIN(GPIOY_8),
  96. MESON_PIN(GPIOY_9),
  97. MESON_PIN(GPIOY_10),
  98. MESON_PIN(GPIOY_11),
  99. MESON_PIN(GPIOY_12),
  100. MESON_PIN(GPIOY_13),
  101. MESON_PIN(GPIOY_14),
  102. MESON_PIN(GPIOY_15),
  103. MESON_PIN(GPIOY_16),
  104. MESON_PIN(GPIOX_0),
  105. MESON_PIN(GPIOX_1),
  106. MESON_PIN(GPIOX_2),
  107. MESON_PIN(GPIOX_3),
  108. MESON_PIN(GPIOX_4),
  109. MESON_PIN(GPIOX_5),
  110. MESON_PIN(GPIOX_6),
  111. MESON_PIN(GPIOX_7),
  112. MESON_PIN(GPIOX_8),
  113. MESON_PIN(GPIOX_9),
  114. MESON_PIN(GPIOX_10),
  115. MESON_PIN(GPIOX_11),
  116. MESON_PIN(GPIOX_12),
  117. MESON_PIN(GPIOX_13),
  118. MESON_PIN(GPIOX_14),
  119. MESON_PIN(GPIOX_15),
  120. MESON_PIN(GPIOX_16),
  121. MESON_PIN(GPIOX_17),
  122. MESON_PIN(GPIOX_18),
  123. MESON_PIN(GPIOX_19),
  124. MESON_PIN(GPIOX_20),
  125. MESON_PIN(GPIOX_21),
  126. MESON_PIN(GPIOX_22),
  127. MESON_PIN(GPIOCLK_0),
  128. MESON_PIN(GPIOCLK_1),
  129. MESON_PIN(GPIOCLK_2),
  130. MESON_PIN(GPIOCLK_3),
  131. };
  132. static const unsigned int emmc_nand_d07_pins[] = {
  133. BOOT_0, BOOT_1, BOOT_2, BOOT_3, BOOT_4, BOOT_5, BOOT_6, BOOT_7,
  134. };
  135. static const unsigned int emmc_clk_pins[] = { BOOT_8 };
  136. static const unsigned int emmc_cmd_pins[] = { BOOT_10 };
  137. static const unsigned int emmc_ds_pins[] = { BOOT_15 };
  138. static const unsigned int nor_d_pins[] = { BOOT_11 };
  139. static const unsigned int nor_q_pins[] = { BOOT_12 };
  140. static const unsigned int nor_c_pins[] = { BOOT_13 };
  141. static const unsigned int nor_cs_pins[] = { BOOT_15 };
  142. static const unsigned int spi_sclk_pins[] = { GPIOZ_6 };
  143. static const unsigned int spi_ss0_pins[] = { GPIOZ_7 };
  144. static const unsigned int spi_miso_pins[] = { GPIOZ_12 };
  145. static const unsigned int spi_mosi_pins[] = { GPIOZ_13 };
  146. static const unsigned int sdcard_d0_pins[] = { CARD_1 };
  147. static const unsigned int sdcard_d1_pins[] = { CARD_0 };
  148. static const unsigned int sdcard_d2_pins[] = { CARD_5 };
  149. static const unsigned int sdcard_d3_pins[] = { CARD_4 };
  150. static const unsigned int sdcard_cmd_pins[] = { CARD_3 };
  151. static const unsigned int sdcard_clk_pins[] = { CARD_2 };
  152. static const unsigned int sdio_d0_pins[] = { GPIOX_0 };
  153. static const unsigned int sdio_d1_pins[] = { GPIOX_1 };
  154. static const unsigned int sdio_d2_pins[] = { GPIOX_2 };
  155. static const unsigned int sdio_d3_pins[] = { GPIOX_3 };
  156. static const unsigned int sdio_cmd_pins[] = { GPIOX_4 };
  157. static const unsigned int sdio_clk_pins[] = { GPIOX_5 };
  158. static const unsigned int sdio_irq_pins[] = { GPIOX_7 };
  159. static const unsigned int nand_ce0_pins[] = { BOOT_8 };
  160. static const unsigned int nand_ce1_pins[] = { BOOT_9 };
  161. static const unsigned int nand_rb0_pins[] = { BOOT_10 };
  162. static const unsigned int nand_ale_pins[] = { BOOT_11 };
  163. static const unsigned int nand_cle_pins[] = { BOOT_12 };
  164. static const unsigned int nand_wen_clk_pins[] = { BOOT_13 };
  165. static const unsigned int nand_ren_wr_pins[] = { BOOT_14 };
  166. static const unsigned int nand_dqs_pins[] = { BOOT_15 };
  167. static const unsigned int uart_tx_a_pins[] = { GPIOX_12 };
  168. static const unsigned int uart_rx_a_pins[] = { GPIOX_13 };
  169. static const unsigned int uart_cts_a_pins[] = { GPIOX_14 };
  170. static const unsigned int uart_rts_a_pins[] = { GPIOX_15 };
  171. static const unsigned int uart_tx_b_pins[] = { GPIODV_24 };
  172. static const unsigned int uart_rx_b_pins[] = { GPIODV_25 };
  173. static const unsigned int uart_cts_b_pins[] = { GPIODV_26 };
  174. static const unsigned int uart_rts_b_pins[] = { GPIODV_27 };
  175. static const unsigned int uart_tx_c_pins[] = { GPIOY_13 };
  176. static const unsigned int uart_rx_c_pins[] = { GPIOY_14 };
  177. static const unsigned int uart_cts_c_pins[] = { GPIOY_11 };
  178. static const unsigned int uart_rts_c_pins[] = { GPIOY_12 };
  179. static const unsigned int i2c_sck_a_pins[] = { GPIODV_25 };
  180. static const unsigned int i2c_sda_a_pins[] = { GPIODV_24 };
  181. static const unsigned int i2c_sck_b_pins[] = { GPIODV_27 };
  182. static const unsigned int i2c_sda_b_pins[] = { GPIODV_26 };
  183. static const unsigned int i2c_sck_c_pins[] = { GPIODV_29 };
  184. static const unsigned int i2c_sda_c_pins[] = { GPIODV_28 };
  185. static const unsigned int eth_mdio_pins[] = { GPIOZ_0 };
  186. static const unsigned int eth_mdc_pins[] = { GPIOZ_1 };
  187. static const unsigned int eth_clk_rx_clk_pins[] = { GPIOZ_2 };
  188. static const unsigned int eth_rx_dv_pins[] = { GPIOZ_3 };
  189. static const unsigned int eth_rxd0_pins[] = { GPIOZ_4 };
  190. static const unsigned int eth_rxd1_pins[] = { GPIOZ_5 };
  191. static const unsigned int eth_rxd2_pins[] = { GPIOZ_6 };
  192. static const unsigned int eth_rxd3_pins[] = { GPIOZ_7 };
  193. static const unsigned int eth_rgmii_tx_clk_pins[] = { GPIOZ_8 };
  194. static const unsigned int eth_tx_en_pins[] = { GPIOZ_9 };
  195. static const unsigned int eth_txd0_pins[] = { GPIOZ_10 };
  196. static const unsigned int eth_txd1_pins[] = { GPIOZ_11 };
  197. static const unsigned int eth_txd2_pins[] = { GPIOZ_12 };
  198. static const unsigned int eth_txd3_pins[] = { GPIOZ_13 };
  199. static const unsigned int pwm_a_x_pins[] = { GPIOX_6 };
  200. static const unsigned int pwm_a_y_pins[] = { GPIOY_16 };
  201. static const unsigned int pwm_b_pins[] = { GPIODV_29 };
  202. static const unsigned int pwm_d_pins[] = { GPIODV_28 };
  203. static const unsigned int pwm_e_pins[] = { GPIOX_19 };
  204. static const unsigned int pwm_f_x_pins[] = { GPIOX_7 };
  205. static const unsigned int pwm_f_y_pins[] = { GPIOY_15 };
  206. static const unsigned int hdmi_hpd_pins[] = { GPIOH_0 };
  207. static const unsigned int hdmi_sda_pins[] = { GPIOH_1 };
  208. static const unsigned int hdmi_scl_pins[] = { GPIOH_2 };
  209. static const unsigned int tsin_a_d_valid_pins[] = { GPIOY_0 };
  210. static const unsigned int tsin_a_sop_pins[] = { GPIOY_1 };
  211. static const unsigned int tsin_a_clk_pins[] = { GPIOY_2 };
  212. static const unsigned int tsin_a_d0_pins[] = { GPIOY_3 };
  213. static const unsigned int tsin_a_dp_pins[] = {
  214. GPIOY_4, GPIOY_5, GPIOY_6, GPIOY_7, GPIOY_8, GPIOY_9, GPIOY_10
  215. };
  216. static const unsigned int tsin_a_fail_pins[] = { GPIOY_11 };
  217. static const unsigned int i2s_out_ch23_y_pins[] = { GPIOY_8 };
  218. static const unsigned int i2s_out_ch45_y_pins[] = { GPIOY_9 };
  219. static const unsigned int i2s_out_ch67_y_pins[] = { GPIOY_10 };
  220. static const unsigned int tsin_b_d_valid_pins[] = { GPIOX_6 };
  221. static const unsigned int tsin_b_sop_pins[] = { GPIOX_7 };
  222. static const unsigned int tsin_b_clk_pins[] = { GPIOX_8 };
  223. static const unsigned int tsin_b_d0_pins[] = { GPIOX_9 };
  224. static const unsigned int spdif_out_y_pins[] = { GPIOY_12 };
  225. static const unsigned int gen_clk_out_pins[] = { GPIOY_15 };
  226. static const struct pinctrl_pin_desc meson_gxbb_aobus_pins[] = {
  227. MESON_PIN(GPIOAO_0),
  228. MESON_PIN(GPIOAO_1),
  229. MESON_PIN(GPIOAO_2),
  230. MESON_PIN(GPIOAO_3),
  231. MESON_PIN(GPIOAO_4),
  232. MESON_PIN(GPIOAO_5),
  233. MESON_PIN(GPIOAO_6),
  234. MESON_PIN(GPIOAO_7),
  235. MESON_PIN(GPIOAO_8),
  236. MESON_PIN(GPIOAO_9),
  237. MESON_PIN(GPIOAO_10),
  238. MESON_PIN(GPIOAO_11),
  239. MESON_PIN(GPIOAO_12),
  240. MESON_PIN(GPIOAO_13),
  241. MESON_PIN(GPIO_TEST_N),
  242. };
  243. static const unsigned int uart_tx_ao_a_pins[] = { GPIOAO_0 };
  244. static const unsigned int uart_rx_ao_a_pins[] = { GPIOAO_1 };
  245. static const unsigned int uart_cts_ao_a_pins[] = { GPIOAO_2 };
  246. static const unsigned int uart_rts_ao_a_pins[] = { GPIOAO_3 };
  247. static const unsigned int uart_tx_ao_b_pins[] = { GPIOAO_4 };
  248. static const unsigned int uart_rx_ao_b_pins[] = { GPIOAO_5 };
  249. static const unsigned int uart_cts_ao_b_pins[] = { GPIOAO_2 };
  250. static const unsigned int uart_rts_ao_b_pins[] = { GPIOAO_3 };
  251. static const unsigned int i2c_sck_ao_pins[] = { GPIOAO_4 };
  252. static const unsigned int i2c_sda_ao_pins[] = { GPIOAO_5 };
  253. static const unsigned int i2c_slave_sck_ao_pins[] = {GPIOAO_4 };
  254. static const unsigned int i2c_slave_sda_ao_pins[] = {GPIOAO_5 };
  255. static const unsigned int remote_input_ao_pins[] = { GPIOAO_7 };
  256. static const unsigned int pwm_ao_a_3_pins[] = { GPIOAO_3 };
  257. static const unsigned int pwm_ao_a_6_pins[] = { GPIOAO_6 };
  258. static const unsigned int pwm_ao_a_12_pins[] = { GPIOAO_12 };
  259. static const unsigned int pwm_ao_b_pins[] = { GPIOAO_13 };
  260. static const unsigned int i2s_am_clk_pins[] = { GPIOAO_8 };
  261. static const unsigned int i2s_out_ao_clk_pins[] = { GPIOAO_9 };
  262. static const unsigned int i2s_out_lr_clk_pins[] = { GPIOAO_10 };
  263. static const unsigned int i2s_out_ch01_ao_pins[] = { GPIOAO_11 };
  264. static const unsigned int i2s_out_ch23_ao_pins[] = { GPIOAO_12 };
  265. static const unsigned int i2s_out_ch45_ao_pins[] = { GPIOAO_13 };
  266. static const unsigned int i2s_out_ch67_ao_pins[] = { GPIO_TEST_N };
  267. static const unsigned int spdif_out_ao_6_pins[] = { GPIOAO_6 };
  268. static const unsigned int spdif_out_ao_13_pins[] = { GPIOAO_13 };
  269. static const unsigned int ao_cec_pins[] = { GPIOAO_12 };
  270. static const unsigned int ee_cec_pins[] = { GPIOAO_12 };
  271. static struct meson_pmx_group meson_gxbb_periphs_groups[] = {
  272. GPIO_GROUP(GPIOZ_0),
  273. GPIO_GROUP(GPIOZ_1),
  274. GPIO_GROUP(GPIOZ_2),
  275. GPIO_GROUP(GPIOZ_3),
  276. GPIO_GROUP(GPIOZ_4),
  277. GPIO_GROUP(GPIOZ_5),
  278. GPIO_GROUP(GPIOZ_6),
  279. GPIO_GROUP(GPIOZ_7),
  280. GPIO_GROUP(GPIOZ_8),
  281. GPIO_GROUP(GPIOZ_9),
  282. GPIO_GROUP(GPIOZ_10),
  283. GPIO_GROUP(GPIOZ_11),
  284. GPIO_GROUP(GPIOZ_12),
  285. GPIO_GROUP(GPIOZ_13),
  286. GPIO_GROUP(GPIOZ_14),
  287. GPIO_GROUP(GPIOZ_15),
  288. GPIO_GROUP(GPIOH_0),
  289. GPIO_GROUP(GPIOH_1),
  290. GPIO_GROUP(GPIOH_2),
  291. GPIO_GROUP(GPIOH_3),
  292. GPIO_GROUP(BOOT_0),
  293. GPIO_GROUP(BOOT_1),
  294. GPIO_GROUP(BOOT_2),
  295. GPIO_GROUP(BOOT_3),
  296. GPIO_GROUP(BOOT_4),
  297. GPIO_GROUP(BOOT_5),
  298. GPIO_GROUP(BOOT_6),
  299. GPIO_GROUP(BOOT_7),
  300. GPIO_GROUP(BOOT_8),
  301. GPIO_GROUP(BOOT_9),
  302. GPIO_GROUP(BOOT_10),
  303. GPIO_GROUP(BOOT_11),
  304. GPIO_GROUP(BOOT_12),
  305. GPIO_GROUP(BOOT_13),
  306. GPIO_GROUP(BOOT_14),
  307. GPIO_GROUP(BOOT_15),
  308. GPIO_GROUP(BOOT_16),
  309. GPIO_GROUP(BOOT_17),
  310. GPIO_GROUP(CARD_0),
  311. GPIO_GROUP(CARD_1),
  312. GPIO_GROUP(CARD_2),
  313. GPIO_GROUP(CARD_3),
  314. GPIO_GROUP(CARD_4),
  315. GPIO_GROUP(CARD_5),
  316. GPIO_GROUP(CARD_6),
  317. GPIO_GROUP(GPIODV_0),
  318. GPIO_GROUP(GPIODV_1),
  319. GPIO_GROUP(GPIODV_2),
  320. GPIO_GROUP(GPIODV_3),
  321. GPIO_GROUP(GPIODV_4),
  322. GPIO_GROUP(GPIODV_5),
  323. GPIO_GROUP(GPIODV_6),
  324. GPIO_GROUP(GPIODV_7),
  325. GPIO_GROUP(GPIODV_8),
  326. GPIO_GROUP(GPIODV_9),
  327. GPIO_GROUP(GPIODV_10),
  328. GPIO_GROUP(GPIODV_11),
  329. GPIO_GROUP(GPIODV_12),
  330. GPIO_GROUP(GPIODV_13),
  331. GPIO_GROUP(GPIODV_14),
  332. GPIO_GROUP(GPIODV_15),
  333. GPIO_GROUP(GPIODV_16),
  334. GPIO_GROUP(GPIODV_17),
  335. GPIO_GROUP(GPIODV_19),
  336. GPIO_GROUP(GPIODV_20),
  337. GPIO_GROUP(GPIODV_21),
  338. GPIO_GROUP(GPIODV_22),
  339. GPIO_GROUP(GPIODV_23),
  340. GPIO_GROUP(GPIODV_24),
  341. GPIO_GROUP(GPIODV_25),
  342. GPIO_GROUP(GPIODV_26),
  343. GPIO_GROUP(GPIODV_27),
  344. GPIO_GROUP(GPIODV_28),
  345. GPIO_GROUP(GPIODV_29),
  346. GPIO_GROUP(GPIOY_0),
  347. GPIO_GROUP(GPIOY_1),
  348. GPIO_GROUP(GPIOY_2),
  349. GPIO_GROUP(GPIOY_3),
  350. GPIO_GROUP(GPIOY_4),
  351. GPIO_GROUP(GPIOY_5),
  352. GPIO_GROUP(GPIOY_6),
  353. GPIO_GROUP(GPIOY_7),
  354. GPIO_GROUP(GPIOY_8),
  355. GPIO_GROUP(GPIOY_9),
  356. GPIO_GROUP(GPIOY_10),
  357. GPIO_GROUP(GPIOY_11),
  358. GPIO_GROUP(GPIOY_12),
  359. GPIO_GROUP(GPIOY_13),
  360. GPIO_GROUP(GPIOY_14),
  361. GPIO_GROUP(GPIOY_15),
  362. GPIO_GROUP(GPIOY_16),
  363. GPIO_GROUP(GPIOX_0),
  364. GPIO_GROUP(GPIOX_1),
  365. GPIO_GROUP(GPIOX_2),
  366. GPIO_GROUP(GPIOX_3),
  367. GPIO_GROUP(GPIOX_4),
  368. GPIO_GROUP(GPIOX_5),
  369. GPIO_GROUP(GPIOX_6),
  370. GPIO_GROUP(GPIOX_7),
  371. GPIO_GROUP(GPIOX_8),
  372. GPIO_GROUP(GPIOX_9),
  373. GPIO_GROUP(GPIOX_10),
  374. GPIO_GROUP(GPIOX_11),
  375. GPIO_GROUP(GPIOX_12),
  376. GPIO_GROUP(GPIOX_13),
  377. GPIO_GROUP(GPIOX_14),
  378. GPIO_GROUP(GPIOX_15),
  379. GPIO_GROUP(GPIOX_16),
  380. GPIO_GROUP(GPIOX_17),
  381. GPIO_GROUP(GPIOX_18),
  382. GPIO_GROUP(GPIOX_19),
  383. GPIO_GROUP(GPIOX_20),
  384. GPIO_GROUP(GPIOX_21),
  385. GPIO_GROUP(GPIOX_22),
  386. GPIO_GROUP(GPIOCLK_0),
  387. GPIO_GROUP(GPIOCLK_1),
  388. GPIO_GROUP(GPIOCLK_2),
  389. GPIO_GROUP(GPIOCLK_3),
  390. GPIO_GROUP(GPIO_TEST_N),
  391. /* Bank X */
  392. GROUP(sdio_d0, 8, 5),
  393. GROUP(sdio_d1, 8, 4),
  394. GROUP(sdio_d2, 8, 3),
  395. GROUP(sdio_d3, 8, 2),
  396. GROUP(sdio_cmd, 8, 1),
  397. GROUP(sdio_clk, 8, 0),
  398. GROUP(sdio_irq, 8, 11),
  399. GROUP(uart_tx_a, 4, 13),
  400. GROUP(uart_rx_a, 4, 12),
  401. GROUP(uart_cts_a, 4, 11),
  402. GROUP(uart_rts_a, 4, 10),
  403. GROUP(pwm_a_x, 3, 17),
  404. GROUP(pwm_e, 2, 30),
  405. GROUP(pwm_f_x, 3, 18),
  406. GROUP(tsin_b_d_valid, 3, 9),
  407. GROUP(tsin_b_sop, 3, 8),
  408. GROUP(tsin_b_clk, 3, 10),
  409. GROUP(tsin_b_d0, 3, 7),
  410. /* Bank Y */
  411. GROUP(uart_cts_c, 1, 17),
  412. GROUP(uart_rts_c, 1, 16),
  413. GROUP(uart_tx_c, 1, 19),
  414. GROUP(uart_rx_c, 1, 18),
  415. GROUP(tsin_a_fail, 3, 3),
  416. GROUP(tsin_a_d_valid, 3, 2),
  417. GROUP(tsin_a_sop, 3, 1),
  418. GROUP(tsin_a_clk, 3, 0),
  419. GROUP(tsin_a_d0, 3, 4),
  420. GROUP(tsin_a_dp, 3, 5),
  421. GROUP(pwm_a_y, 1, 21),
  422. GROUP(pwm_f_y, 1, 20),
  423. GROUP(i2s_out_ch23_y, 1, 5),
  424. GROUP(i2s_out_ch45_y, 1, 6),
  425. GROUP(i2s_out_ch67_y, 1, 7),
  426. GROUP(spdif_out_y, 1, 9),
  427. GROUP(gen_clk_out, 6, 15),
  428. /* Bank Z */
  429. GROUP(eth_mdio, 6, 1),
  430. GROUP(eth_mdc, 6, 0),
  431. GROUP(eth_clk_rx_clk, 6, 13),
  432. GROUP(eth_rx_dv, 6, 12),
  433. GROUP(eth_rxd0, 6, 11),
  434. GROUP(eth_rxd1, 6, 10),
  435. GROUP(eth_rxd2, 6, 9),
  436. GROUP(eth_rxd3, 6, 8),
  437. GROUP(eth_rgmii_tx_clk, 6, 7),
  438. GROUP(eth_tx_en, 6, 6),
  439. GROUP(eth_txd0, 6, 5),
  440. GROUP(eth_txd1, 6, 4),
  441. GROUP(eth_txd2, 6, 3),
  442. GROUP(eth_txd3, 6, 2),
  443. GROUP(spi_ss0, 5, 26),
  444. GROUP(spi_sclk, 5, 27),
  445. GROUP(spi_miso, 5, 28),
  446. GROUP(spi_mosi, 5, 29),
  447. /* Bank H */
  448. GROUP(hdmi_hpd, 1, 26),
  449. GROUP(hdmi_sda, 1, 25),
  450. GROUP(hdmi_scl, 1, 24),
  451. /* Bank DV */
  452. GROUP(uart_tx_b, 2, 29),
  453. GROUP(uart_rx_b, 2, 28),
  454. GROUP(uart_cts_b, 2, 27),
  455. GROUP(uart_rts_b, 2, 26),
  456. GROUP(pwm_b, 3, 21),
  457. GROUP(pwm_d, 3, 20),
  458. GROUP(i2c_sck_a, 7, 27),
  459. GROUP(i2c_sda_a, 7, 26),
  460. GROUP(i2c_sck_b, 7, 25),
  461. GROUP(i2c_sda_b, 7, 24),
  462. GROUP(i2c_sck_c, 7, 23),
  463. GROUP(i2c_sda_c, 7, 22),
  464. /* Bank BOOT */
  465. GROUP(emmc_nand_d07, 4, 30),
  466. GROUP(emmc_clk, 4, 18),
  467. GROUP(emmc_cmd, 4, 19),
  468. GROUP(emmc_ds, 4, 31),
  469. GROUP(nor_d, 5, 1),
  470. GROUP(nor_q, 5, 3),
  471. GROUP(nor_c, 5, 2),
  472. GROUP(nor_cs, 5, 0),
  473. GROUP(nand_ce0, 4, 26),
  474. GROUP(nand_ce1, 4, 27),
  475. GROUP(nand_rb0, 4, 25),
  476. GROUP(nand_ale, 4, 24),
  477. GROUP(nand_cle, 4, 23),
  478. GROUP(nand_wen_clk, 4, 22),
  479. GROUP(nand_ren_wr, 4, 21),
  480. GROUP(nand_dqs, 4, 20),
  481. /* Bank CARD */
  482. GROUP(sdcard_d1, 2, 14),
  483. GROUP(sdcard_d0, 2, 15),
  484. GROUP(sdcard_d3, 2, 12),
  485. GROUP(sdcard_d2, 2, 13),
  486. GROUP(sdcard_cmd, 2, 10),
  487. GROUP(sdcard_clk, 2, 11),
  488. };
  489. static struct meson_pmx_group meson_gxbb_aobus_groups[] = {
  490. GPIO_GROUP(GPIOAO_0),
  491. GPIO_GROUP(GPIOAO_1),
  492. GPIO_GROUP(GPIOAO_2),
  493. GPIO_GROUP(GPIOAO_3),
  494. GPIO_GROUP(GPIOAO_4),
  495. GPIO_GROUP(GPIOAO_5),
  496. GPIO_GROUP(GPIOAO_6),
  497. GPIO_GROUP(GPIOAO_7),
  498. GPIO_GROUP(GPIOAO_8),
  499. GPIO_GROUP(GPIOAO_9),
  500. GPIO_GROUP(GPIOAO_10),
  501. GPIO_GROUP(GPIOAO_11),
  502. GPIO_GROUP(GPIOAO_12),
  503. GPIO_GROUP(GPIOAO_13),
  504. /* bank AO */
  505. GROUP(uart_tx_ao_b, 0, 24),
  506. GROUP(uart_rx_ao_b, 0, 25),
  507. GROUP(uart_tx_ao_a, 0, 12),
  508. GROUP(uart_rx_ao_a, 0, 11),
  509. GROUP(uart_cts_ao_a, 0, 10),
  510. GROUP(uart_rts_ao_a, 0, 9),
  511. GROUP(uart_cts_ao_b, 0, 8),
  512. GROUP(uart_rts_ao_b, 0, 7),
  513. GROUP(i2c_sck_ao, 0, 6),
  514. GROUP(i2c_sda_ao, 0, 5),
  515. GROUP(i2c_slave_sck_ao, 0, 2),
  516. GROUP(i2c_slave_sda_ao, 0, 1),
  517. GROUP(remote_input_ao, 0, 0),
  518. GROUP(pwm_ao_a_3, 0, 22),
  519. GROUP(pwm_ao_a_6, 0, 18),
  520. GROUP(pwm_ao_a_12, 0, 17),
  521. GROUP(pwm_ao_b, 0, 3),
  522. GROUP(i2s_am_clk, 0, 30),
  523. GROUP(i2s_out_ao_clk, 0, 29),
  524. GROUP(i2s_out_lr_clk, 0, 28),
  525. GROUP(i2s_out_ch01_ao, 0, 27),
  526. GROUP(i2s_out_ch23_ao, 1, 0),
  527. GROUP(i2s_out_ch45_ao, 1, 1),
  528. GROUP(spdif_out_ao_6, 0, 16),
  529. GROUP(spdif_out_ao_13, 0, 4),
  530. GROUP(ao_cec, 0, 15),
  531. GROUP(ee_cec, 0, 14),
  532. /* test n pin */
  533. GROUP(i2s_out_ch67_ao, 1, 2),
  534. };
  535. static const char * const gpio_periphs_groups[] = {
  536. "GPIOZ_0", "GPIOZ_1", "GPIOZ_2", "GPIOZ_3", "GPIOZ_4",
  537. "GPIOZ_5", "GPIOZ_6", "GPIOZ_7", "GPIOZ_8", "GPIOZ_9",
  538. "GPIOZ_10", "GPIOZ_11", "GPIOZ_12", "GPIOZ_13", "GPIOZ_14",
  539. "GPIOZ_15",
  540. "GPIOH_0", "GPIOH_1", "GPIOH_2", "GPIOH_3",
  541. "BOOT_0", "BOOT_1", "BOOT_2", "BOOT_3", "BOOT_4",
  542. "BOOT_5", "BOOT_6", "BOOT_7", "BOOT_8", "BOOT_9",
  543. "BOOT_10", "BOOT_11", "BOOT_12", "BOOT_13", "BOOT_14",
  544. "BOOT_15", "BOOT_16", "BOOT_17",
  545. "CARD_0", "CARD_1", "CARD_2", "CARD_3", "CARD_4",
  546. "CARD_5", "CARD_6",
  547. "GPIODV_0", "GPIODV_1", "GPIODV_2", "GPIODV_3", "GPIODV_4",
  548. "GPIODV_5", "GPIODV_6", "GPIODV_7", "GPIODV_8", "GPIODV_9",
  549. "GPIODV_10", "GPIODV_11", "GPIODV_12", "GPIODV_13", "GPIODV_14",
  550. "GPIODV_15", "GPIODV_16", "GPIODV_17", "GPIODV_18", "GPIODV_19",
  551. "GPIODV_20", "GPIODV_21", "GPIODV_22", "GPIODV_23", "GPIODV_24",
  552. "GPIODV_25", "GPIODV_26", "GPIODV_27", "GPIODV_28", "GPIODV_29",
  553. "GPIOY_0", "GPIOY_1", "GPIOY_2", "GPIOY_3", "GPIOY_4",
  554. "GPIOY_5", "GPIOY_6", "GPIOY_7", "GPIOY_8", "GPIOY_9",
  555. "GPIOY_10", "GPIOY_11", "GPIOY_12", "GPIOY_13", "GPIOY_14",
  556. "GPIOY_15", "GPIOY_16",
  557. "GPIOX_0", "GPIOX_1", "GPIOX_2", "GPIOX_3", "GPIOX_4",
  558. "GPIOX_5", "GPIOX_6", "GPIOX_7", "GPIOX_8", "GPIOX_9",
  559. "GPIOX_10", "GPIOX_11", "GPIOX_12", "GPIOX_13", "GPIOX_14",
  560. "GPIOX_15", "GPIOX_16", "GPIOX_17", "GPIOX_18", "GPIOX_19",
  561. "GPIOX_20", "GPIOX_21", "GPIOX_22",
  562. };
  563. static const char * const tsin_a_groups[] = {
  564. "tsin_a_clk", "tsin_a_sop", "tsin_a_d_valid", "tsin_a_d0",
  565. "tsin_a_dp", "tsin_a_fail",
  566. };
  567. static const char * const tsin_b_groups[] = {
  568. "tsin_b_clk", "tsin_b_sop", "tsin_b_d_valid", "tsin_b_d0",
  569. };
  570. static const char * const emmc_groups[] = {
  571. "emmc_nand_d07", "emmc_clk", "emmc_cmd", "emmc_ds",
  572. };
  573. static const char * const nor_groups[] = {
  574. "nor_d", "nor_q", "nor_c", "nor_cs",
  575. };
  576. static const char * const spi_groups[] = {
  577. "spi_mosi", "spi_miso", "spi_ss0", "spi_sclk",
  578. };
  579. static const char * const sdcard_groups[] = {
  580. "sdcard_d0", "sdcard_d1", "sdcard_d2", "sdcard_d3",
  581. "sdcard_cmd", "sdcard_clk",
  582. };
  583. static const char * const sdio_groups[] = {
  584. "sdio_d0", "sdio_d1", "sdio_d2", "sdio_d3",
  585. "sdio_cmd", "sdio_clk", "sdio_irq",
  586. };
  587. static const char * const nand_groups[] = {
  588. "emmc_nand_d07", "nand_ce0", "nand_ce1", "nand_rb0", "nand_ale",
  589. "nand_cle", "nand_wen_clk", "nand_ren_wr", "nand_dqs",
  590. };
  591. static const char * const uart_a_groups[] = {
  592. "uart_tx_a", "uart_rx_a", "uart_cts_a", "uart_rts_a",
  593. };
  594. static const char * const uart_b_groups[] = {
  595. "uart_tx_b", "uart_rx_b", "uart_cts_b", "uart_rts_b",
  596. };
  597. static const char * const uart_c_groups[] = {
  598. "uart_tx_c", "uart_rx_c", "uart_cts_c", "uart_rts_c",
  599. };
  600. static const char * const i2c_a_groups[] = {
  601. "i2c_sck_a", "i2c_sda_a",
  602. };
  603. static const char * const i2c_b_groups[] = {
  604. "i2c_sck_b", "i2c_sda_b",
  605. };
  606. static const char * const i2c_c_groups[] = {
  607. "i2c_sck_c", "i2c_sda_c",
  608. };
  609. static const char * const eth_groups[] = {
  610. "eth_mdio", "eth_mdc", "eth_clk_rx_clk", "eth_rx_dv",
  611. "eth_rxd0", "eth_rxd1", "eth_rxd2", "eth_rxd3",
  612. "eth_rgmii_tx_clk", "eth_tx_en",
  613. "eth_txd0", "eth_txd1", "eth_txd2", "eth_txd3",
  614. };
  615. static const char * const pwm_a_x_groups[] = {
  616. "pwm_a_x",
  617. };
  618. static const char * const pwm_a_y_groups[] = {
  619. "pwm_a_y",
  620. };
  621. static const char * const pwm_b_groups[] = {
  622. "pwm_b",
  623. };
  624. static const char * const pwm_d_groups[] = {
  625. "pwm_d",
  626. };
  627. static const char * const pwm_e_groups[] = {
  628. "pwm_e",
  629. };
  630. static const char * const pwm_f_x_groups[] = {
  631. "pwm_f_x",
  632. };
  633. static const char * const pwm_f_y_groups[] = {
  634. "pwm_f_y",
  635. };
  636. static const char * const hdmi_hpd_groups[] = {
  637. "hdmi_hpd",
  638. };
  639. static const char * const hdmi_i2c_groups[] = {
  640. "hdmi_sda", "hdmi_scl",
  641. };
  642. static const char * const i2s_out_groups[] = {
  643. "i2s_out_ch23_y", "i2s_out_ch45_y", "i2s_out_ch67_y",
  644. };
  645. static const char * const spdif_out_groups[] = {
  646. "spdif_out_y",
  647. };
  648. static const char * const gen_clk_out_groups[] = {
  649. "gen_clk_out",
  650. };
  651. static const char * const gpio_aobus_groups[] = {
  652. "GPIOAO_0", "GPIOAO_1", "GPIOAO_2", "GPIOAO_3", "GPIOAO_4",
  653. "GPIOAO_5", "GPIOAO_6", "GPIOAO_7", "GPIOAO_8", "GPIOAO_9",
  654. "GPIOAO_10", "GPIOAO_11", "GPIOAO_12", "GPIOAO_13",
  655. "GPIO_TEST_N",
  656. };
  657. static const char * const uart_ao_groups[] = {
  658. "uart_tx_ao_a", "uart_rx_ao_a", "uart_cts_ao_a", "uart_rts_ao_a",
  659. };
  660. static const char * const uart_ao_b_groups[] = {
  661. "uart_tx_ao_b", "uart_rx_ao_b", "uart_cts_ao_b", "uart_rts_ao_b",
  662. };
  663. static const char * const i2c_ao_groups[] = {
  664. "i2c_sck_ao", "i2c_sda_ao",
  665. };
  666. static const char * const i2c_slave_ao_groups[] = {
  667. "i2c_slave_sck_ao", "i2c_slave_sda_ao",
  668. };
  669. static const char * const remote_input_ao_groups[] = {
  670. "remote_input_ao",
  671. };
  672. static const char * const pwm_ao_a_3_groups[] = {
  673. "pwm_ao_a_3",
  674. };
  675. static const char * const pwm_ao_a_6_groups[] = {
  676. "pwm_ao_a_6",
  677. };
  678. static const char * const pwm_ao_a_12_groups[] = {
  679. "pwm_ao_a_12",
  680. };
  681. static const char * const pwm_ao_b_groups[] = {
  682. "pwm_ao_b",
  683. };
  684. static const char * const i2s_out_ao_groups[] = {
  685. "i2s_am_clk", "i2s_out_ao_clk", "i2s_out_lr_clk",
  686. "i2s_out_ch01_ao", "i2s_out_ch23_ao", "i2s_out_ch45_ao",
  687. "i2s_out_ch67_ao",
  688. };
  689. static const char * const spdif_out_ao_groups[] = {
  690. "spdif_out_ao_6", "spdif_out_ao_13",
  691. };
  692. static const char * const cec_ao_groups[] = {
  693. "ao_cec", "ee_cec",
  694. };
  695. static struct meson_pmx_func meson_gxbb_periphs_functions[] = {
  696. FUNCTION(gpio_periphs),
  697. FUNCTION(emmc),
  698. FUNCTION(nor),
  699. FUNCTION(spi),
  700. FUNCTION(sdcard),
  701. FUNCTION(sdio),
  702. FUNCTION(nand),
  703. FUNCTION(uart_a),
  704. FUNCTION(uart_b),
  705. FUNCTION(uart_c),
  706. FUNCTION(i2c_a),
  707. FUNCTION(i2c_b),
  708. FUNCTION(i2c_c),
  709. FUNCTION(eth),
  710. FUNCTION(pwm_a_x),
  711. FUNCTION(pwm_a_y),
  712. FUNCTION(pwm_b),
  713. FUNCTION(pwm_d),
  714. FUNCTION(pwm_e),
  715. FUNCTION(pwm_f_x),
  716. FUNCTION(pwm_f_y),
  717. FUNCTION(hdmi_hpd),
  718. FUNCTION(hdmi_i2c),
  719. FUNCTION(i2s_out),
  720. FUNCTION(spdif_out),
  721. FUNCTION(gen_clk_out),
  722. FUNCTION(tsin_a),
  723. FUNCTION(tsin_b),
  724. };
  725. static struct meson_pmx_func meson_gxbb_aobus_functions[] = {
  726. FUNCTION(gpio_aobus),
  727. FUNCTION(uart_ao),
  728. FUNCTION(uart_ao_b),
  729. FUNCTION(i2c_ao),
  730. FUNCTION(i2c_slave_ao),
  731. FUNCTION(remote_input_ao),
  732. FUNCTION(pwm_ao_a_3),
  733. FUNCTION(pwm_ao_a_6),
  734. FUNCTION(pwm_ao_a_12),
  735. FUNCTION(pwm_ao_b),
  736. FUNCTION(i2s_out_ao),
  737. FUNCTION(spdif_out_ao),
  738. FUNCTION(cec_ao),
  739. };
  740. static struct meson_bank meson_gxbb_periphs_banks[] = {
  741. /* name first last irq pullen pull dir out in */
  742. BANK("X", GPIOX_0, GPIOX_22, 106, 128, 4, 0, 4, 0, 12, 0, 13, 0, 14, 0),
  743. BANK("Y", GPIOY_0, GPIOY_16, 89, 105, 1, 0, 1, 0, 3, 0, 4, 0, 5, 0),
  744. BANK("DV", GPIODV_0, GPIODV_29, 59, 88, 0, 0, 0, 0, 0, 0, 1, 0, 2, 0),
  745. BANK("H", GPIOH_0, GPIOH_3, 30, 33, 1, 20, 1, 20, 3, 20, 4, 20, 5, 20),
  746. BANK("Z", GPIOZ_0, GPIOZ_15, 14, 29, 3, 0, 3, 0, 9, 0, 10, 0, 11, 0),
  747. BANK("CARD", CARD_0, CARD_6, 52, 58, 2, 20, 2, 20, 6, 20, 7, 20, 8, 20),
  748. BANK("BOOT", BOOT_0, BOOT_17, 34, 51, 2, 0, 2, 0, 6, 0, 7, 0, 8, 0),
  749. BANK("CLK", GPIOCLK_0, GPIOCLK_3, 129, 132, 3, 28, 3, 28, 9, 28, 10, 28, 11, 28),
  750. };
  751. static struct meson_bank meson_gxbb_aobus_banks[] = {
  752. /* name first last irq pullen pull dir out in */
  753. BANK("AO", GPIOAO_0, GPIOAO_13, 0, 13, 0, 16, 0, 0, 0, 0, 0, 16, 1, 0),
  754. };
  755. static struct meson_pinctrl_data meson_gxbb_periphs_pinctrl_data = {
  756. .name = "periphs-banks",
  757. .pins = meson_gxbb_periphs_pins,
  758. .groups = meson_gxbb_periphs_groups,
  759. .funcs = meson_gxbb_periphs_functions,
  760. .banks = meson_gxbb_periphs_banks,
  761. .num_pins = ARRAY_SIZE(meson_gxbb_periphs_pins),
  762. .num_groups = ARRAY_SIZE(meson_gxbb_periphs_groups),
  763. .num_funcs = ARRAY_SIZE(meson_gxbb_periphs_functions),
  764. .num_banks = ARRAY_SIZE(meson_gxbb_periphs_banks),
  765. .pmx_ops = &meson8_pmx_ops,
  766. };
  767. static struct meson_pinctrl_data meson_gxbb_aobus_pinctrl_data = {
  768. .name = "aobus-banks",
  769. .pins = meson_gxbb_aobus_pins,
  770. .groups = meson_gxbb_aobus_groups,
  771. .funcs = meson_gxbb_aobus_functions,
  772. .banks = meson_gxbb_aobus_banks,
  773. .num_pins = ARRAY_SIZE(meson_gxbb_aobus_pins),
  774. .num_groups = ARRAY_SIZE(meson_gxbb_aobus_groups),
  775. .num_funcs = ARRAY_SIZE(meson_gxbb_aobus_functions),
  776. .num_banks = ARRAY_SIZE(meson_gxbb_aobus_banks),
  777. .pmx_ops = &meson8_pmx_ops,
  778. .parse_dt = meson8_aobus_parse_dt_extra,
  779. };
  780. static const struct of_device_id meson_gxbb_pinctrl_dt_match[] = {
  781. {
  782. .compatible = "amlogic,meson-gxbb-periphs-pinctrl",
  783. .data = &meson_gxbb_periphs_pinctrl_data,
  784. },
  785. {
  786. .compatible = "amlogic,meson-gxbb-aobus-pinctrl",
  787. .data = &meson_gxbb_aobus_pinctrl_data,
  788. },
  789. { },
  790. };
  791. MODULE_DEVICE_TABLE(of, meson_gxbb_pinctrl_dt_match);
  792. static struct platform_driver meson_gxbb_pinctrl_driver = {
  793. .probe = meson_pinctrl_probe,
  794. .driver = {
  795. .name = "meson-gxbb-pinctrl",
  796. .of_match_table = meson_gxbb_pinctrl_dt_match,
  797. },
  798. };
  799. module_platform_driver(meson_gxbb_pinctrl_driver);
  800. MODULE_LICENSE("GPL v2");