phy-mvebu-sata.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * phy-mvebu-sata.c: SATA Phy driver for the Marvell mvebu SoCs.
  4. *
  5. * Copyright (C) 2013 Andrew Lunn <andrew@lunn.ch>
  6. */
  7. #include <linux/kernel.h>
  8. #include <linux/init.h>
  9. #include <linux/clk.h>
  10. #include <linux/phy/phy.h>
  11. #include <linux/io.h>
  12. #include <linux/platform_device.h>
  13. struct priv {
  14. struct clk *clk;
  15. void __iomem *base;
  16. };
  17. #define SATA_PHY_MODE_2 0x0330
  18. #define MODE_2_FORCE_PU_TX BIT(0)
  19. #define MODE_2_FORCE_PU_RX BIT(1)
  20. #define MODE_2_PU_PLL BIT(2)
  21. #define MODE_2_PU_IVREF BIT(3)
  22. #define SATA_IF_CTRL 0x0050
  23. #define CTRL_PHY_SHUTDOWN BIT(9)
  24. static int phy_mvebu_sata_power_on(struct phy *phy)
  25. {
  26. struct priv *priv = phy_get_drvdata(phy);
  27. u32 reg;
  28. clk_prepare_enable(priv->clk);
  29. /* Enable PLL and IVREF */
  30. reg = readl(priv->base + SATA_PHY_MODE_2);
  31. reg |= (MODE_2_FORCE_PU_TX | MODE_2_FORCE_PU_RX |
  32. MODE_2_PU_PLL | MODE_2_PU_IVREF);
  33. writel(reg , priv->base + SATA_PHY_MODE_2);
  34. /* Enable PHY */
  35. reg = readl(priv->base + SATA_IF_CTRL);
  36. reg &= ~CTRL_PHY_SHUTDOWN;
  37. writel(reg, priv->base + SATA_IF_CTRL);
  38. clk_disable_unprepare(priv->clk);
  39. return 0;
  40. }
  41. static int phy_mvebu_sata_power_off(struct phy *phy)
  42. {
  43. struct priv *priv = phy_get_drvdata(phy);
  44. u32 reg;
  45. clk_prepare_enable(priv->clk);
  46. /* Disable PLL and IVREF */
  47. reg = readl(priv->base + SATA_PHY_MODE_2);
  48. reg &= ~(MODE_2_FORCE_PU_TX | MODE_2_FORCE_PU_RX |
  49. MODE_2_PU_PLL | MODE_2_PU_IVREF);
  50. writel(reg, priv->base + SATA_PHY_MODE_2);
  51. /* Disable PHY */
  52. reg = readl(priv->base + SATA_IF_CTRL);
  53. reg |= CTRL_PHY_SHUTDOWN;
  54. writel(reg, priv->base + SATA_IF_CTRL);
  55. clk_disable_unprepare(priv->clk);
  56. return 0;
  57. }
  58. static const struct phy_ops phy_mvebu_sata_ops = {
  59. .power_on = phy_mvebu_sata_power_on,
  60. .power_off = phy_mvebu_sata_power_off,
  61. .owner = THIS_MODULE,
  62. };
  63. static int phy_mvebu_sata_probe(struct platform_device *pdev)
  64. {
  65. struct phy_provider *phy_provider;
  66. struct resource *res;
  67. struct priv *priv;
  68. struct phy *phy;
  69. priv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);
  70. if (!priv)
  71. return -ENOMEM;
  72. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  73. priv->base = devm_ioremap_resource(&pdev->dev, res);
  74. if (IS_ERR(priv->base))
  75. return PTR_ERR(priv->base);
  76. priv->clk = devm_clk_get(&pdev->dev, "sata");
  77. if (IS_ERR(priv->clk))
  78. return PTR_ERR(priv->clk);
  79. phy = devm_phy_create(&pdev->dev, NULL, &phy_mvebu_sata_ops);
  80. if (IS_ERR(phy))
  81. return PTR_ERR(phy);
  82. phy_set_drvdata(phy, priv);
  83. phy_provider = devm_of_phy_provider_register(&pdev->dev,
  84. of_phy_simple_xlate);
  85. if (IS_ERR(phy_provider))
  86. return PTR_ERR(phy_provider);
  87. /* The boot loader may of left it on. Turn it off. */
  88. phy_mvebu_sata_power_off(phy);
  89. return 0;
  90. }
  91. static const struct of_device_id phy_mvebu_sata_of_match[] = {
  92. { .compatible = "marvell,mvebu-sata-phy" },
  93. { },
  94. };
  95. static struct platform_driver phy_mvebu_sata_driver = {
  96. .probe = phy_mvebu_sata_probe,
  97. .driver = {
  98. .name = "phy-mvebu-sata",
  99. .of_match_table = phy_mvebu_sata_of_match,
  100. }
  101. };
  102. builtin_platform_driver(phy_mvebu_sata_driver);