cxl.h 42 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Copyright 2014 IBM Corp.
  4. */
  5. #ifndef _CXL_H_
  6. #define _CXL_H_
  7. #include <linux/interrupt.h>
  8. #include <linux/semaphore.h>
  9. #include <linux/device.h>
  10. #include <linux/types.h>
  11. #include <linux/cdev.h>
  12. #include <linux/pid.h>
  13. #include <linux/io.h>
  14. #include <linux/pci.h>
  15. #include <linux/fs.h>
  16. #include <asm/cputable.h>
  17. #include <asm/mmu.h>
  18. #include <asm/reg.h>
  19. #include <misc/cxl-base.h>
  20. #include <misc/cxl.h>
  21. #include <uapi/misc/cxl.h>
  22. extern uint cxl_verbose;
  23. #define CXL_TIMEOUT 5
  24. /*
  25. * Bump version each time a user API change is made, whether it is
  26. * backwards compatible ot not.
  27. */
  28. #define CXL_API_VERSION 3
  29. #define CXL_API_VERSION_COMPATIBLE 1
  30. /*
  31. * Opaque types to avoid accidentally passing registers for the wrong MMIO
  32. *
  33. * At the end of the day, I'm not married to using typedef here, but it might
  34. * (and has!) help avoid bugs like mixing up CXL_PSL_CtxTime and
  35. * CXL_PSL_CtxTime_An, or calling cxl_p1n_write instead of cxl_p1_write.
  36. *
  37. * I'm quite happy if these are changed back to #defines before upstreaming, it
  38. * should be little more than a regexp search+replace operation in this file.
  39. */
  40. typedef struct {
  41. const int x;
  42. } cxl_p1_reg_t;
  43. typedef struct {
  44. const int x;
  45. } cxl_p1n_reg_t;
  46. typedef struct {
  47. const int x;
  48. } cxl_p2n_reg_t;
  49. #define cxl_reg_off(reg) \
  50. (reg.x)
  51. /* Memory maps. Ref CXL Appendix A */
  52. /* PSL Privilege 1 Memory Map */
  53. /* Configuration and Control area - CAIA 1&2 */
  54. static const cxl_p1_reg_t CXL_PSL_CtxTime = {0x0000};
  55. static const cxl_p1_reg_t CXL_PSL_ErrIVTE = {0x0008};
  56. static const cxl_p1_reg_t CXL_PSL_KEY1 = {0x0010};
  57. static const cxl_p1_reg_t CXL_PSL_KEY2 = {0x0018};
  58. static const cxl_p1_reg_t CXL_PSL_Control = {0x0020};
  59. /* Downloading */
  60. static const cxl_p1_reg_t CXL_PSL_DLCNTL = {0x0060};
  61. static const cxl_p1_reg_t CXL_PSL_DLADDR = {0x0068};
  62. /* PSL Lookaside Buffer Management Area - CAIA 1 */
  63. static const cxl_p1_reg_t CXL_PSL_LBISEL = {0x0080};
  64. static const cxl_p1_reg_t CXL_PSL_SLBIE = {0x0088};
  65. static const cxl_p1_reg_t CXL_PSL_SLBIA = {0x0090};
  66. static const cxl_p1_reg_t CXL_PSL_TLBIE = {0x00A0};
  67. static const cxl_p1_reg_t CXL_PSL_TLBIA = {0x00A8};
  68. static const cxl_p1_reg_t CXL_PSL_AFUSEL = {0x00B0};
  69. /* 0x00C0:7EFF Implementation dependent area */
  70. /* PSL registers - CAIA 1 */
  71. static const cxl_p1_reg_t CXL_PSL_FIR1 = {0x0100};
  72. static const cxl_p1_reg_t CXL_PSL_FIR2 = {0x0108};
  73. static const cxl_p1_reg_t CXL_PSL_Timebase = {0x0110};
  74. static const cxl_p1_reg_t CXL_PSL_VERSION = {0x0118};
  75. static const cxl_p1_reg_t CXL_PSL_RESLCKTO = {0x0128};
  76. static const cxl_p1_reg_t CXL_PSL_TB_CTLSTAT = {0x0140};
  77. static const cxl_p1_reg_t CXL_PSL_FIR_CNTL = {0x0148};
  78. static const cxl_p1_reg_t CXL_PSL_DSNDCTL = {0x0150};
  79. static const cxl_p1_reg_t CXL_PSL_SNWRALLOC = {0x0158};
  80. static const cxl_p1_reg_t CXL_PSL_TRACE = {0x0170};
  81. /* PSL registers - CAIA 2 */
  82. static const cxl_p1_reg_t CXL_PSL9_CONTROL = {0x0020};
  83. static const cxl_p1_reg_t CXL_XSL9_INV = {0x0110};
  84. static const cxl_p1_reg_t CXL_XSL9_DBG = {0x0130};
  85. static const cxl_p1_reg_t CXL_XSL9_DEF = {0x0140};
  86. static const cxl_p1_reg_t CXL_XSL9_DSNCTL = {0x0168};
  87. static const cxl_p1_reg_t CXL_PSL9_FIR1 = {0x0300};
  88. static const cxl_p1_reg_t CXL_PSL9_FIR_MASK = {0x0308};
  89. static const cxl_p1_reg_t CXL_PSL9_Timebase = {0x0310};
  90. static const cxl_p1_reg_t CXL_PSL9_DEBUG = {0x0320};
  91. static const cxl_p1_reg_t CXL_PSL9_FIR_CNTL = {0x0348};
  92. static const cxl_p1_reg_t CXL_PSL9_DSNDCTL = {0x0350};
  93. static const cxl_p1_reg_t CXL_PSL9_TB_CTLSTAT = {0x0340};
  94. static const cxl_p1_reg_t CXL_PSL9_TRACECFG = {0x0368};
  95. static const cxl_p1_reg_t CXL_PSL9_APCDEDALLOC = {0x0378};
  96. static const cxl_p1_reg_t CXL_PSL9_APCDEDTYPE = {0x0380};
  97. static const cxl_p1_reg_t CXL_PSL9_TNR_ADDR = {0x0388};
  98. static const cxl_p1_reg_t CXL_PSL9_CTCCFG = {0x0390};
  99. static const cxl_p1_reg_t CXL_PSL9_GP_CT = {0x0398};
  100. static const cxl_p1_reg_t CXL_XSL9_IERAT = {0x0588};
  101. static const cxl_p1_reg_t CXL_XSL9_ILPP = {0x0590};
  102. /* 0x7F00:7FFF Reserved PCIe MSI-X Pending Bit Array area */
  103. /* 0x8000:FFFF Reserved PCIe MSI-X Table Area */
  104. /* PSL Slice Privilege 1 Memory Map */
  105. /* Configuration Area - CAIA 1&2 */
  106. static const cxl_p1n_reg_t CXL_PSL_SR_An = {0x00};
  107. static const cxl_p1n_reg_t CXL_PSL_LPID_An = {0x08};
  108. static const cxl_p1n_reg_t CXL_PSL_AMBAR_An = {0x10};
  109. static const cxl_p1n_reg_t CXL_PSL_SPOffset_An = {0x18};
  110. static const cxl_p1n_reg_t CXL_PSL_ID_An = {0x20};
  111. static const cxl_p1n_reg_t CXL_PSL_SERR_An = {0x28};
  112. /* Memory Management and Lookaside Buffer Management - CAIA 1*/
  113. static const cxl_p1n_reg_t CXL_PSL_SDR_An = {0x30};
  114. /* Memory Management and Lookaside Buffer Management - CAIA 1&2 */
  115. static const cxl_p1n_reg_t CXL_PSL_AMOR_An = {0x38};
  116. /* Pointer Area - CAIA 1&2 */
  117. static const cxl_p1n_reg_t CXL_HAURP_An = {0x80};
  118. static const cxl_p1n_reg_t CXL_PSL_SPAP_An = {0x88};
  119. static const cxl_p1n_reg_t CXL_PSL_LLCMD_An = {0x90};
  120. /* Control Area - CAIA 1&2 */
  121. static const cxl_p1n_reg_t CXL_PSL_SCNTL_An = {0xA0};
  122. static const cxl_p1n_reg_t CXL_PSL_CtxTime_An = {0xA8};
  123. static const cxl_p1n_reg_t CXL_PSL_IVTE_Offset_An = {0xB0};
  124. static const cxl_p1n_reg_t CXL_PSL_IVTE_Limit_An = {0xB8};
  125. /* 0xC0:FF Implementation Dependent Area - CAIA 1&2 */
  126. static const cxl_p1n_reg_t CXL_PSL_FIR_SLICE_An = {0xC0};
  127. static const cxl_p1n_reg_t CXL_AFU_DEBUG_An = {0xC8};
  128. /* 0xC0:FF Implementation Dependent Area - CAIA 1 */
  129. static const cxl_p1n_reg_t CXL_PSL_APCALLOC_A = {0xD0};
  130. static const cxl_p1n_reg_t CXL_PSL_COALLOC_A = {0xD8};
  131. static const cxl_p1n_reg_t CXL_PSL_RXCTL_A = {0xE0};
  132. static const cxl_p1n_reg_t CXL_PSL_SLICE_TRACE = {0xE8};
  133. /* PSL Slice Privilege 2 Memory Map */
  134. /* Configuration and Control Area - CAIA 1&2 */
  135. static const cxl_p2n_reg_t CXL_PSL_PID_TID_An = {0x000};
  136. static const cxl_p2n_reg_t CXL_CSRP_An = {0x008};
  137. /* Configuration and Control Area - CAIA 1 */
  138. static const cxl_p2n_reg_t CXL_AURP0_An = {0x010};
  139. static const cxl_p2n_reg_t CXL_AURP1_An = {0x018};
  140. static const cxl_p2n_reg_t CXL_SSTP0_An = {0x020};
  141. static const cxl_p2n_reg_t CXL_SSTP1_An = {0x028};
  142. /* Configuration and Control Area - CAIA 1 */
  143. static const cxl_p2n_reg_t CXL_PSL_AMR_An = {0x030};
  144. /* Segment Lookaside Buffer Management - CAIA 1 */
  145. static const cxl_p2n_reg_t CXL_SLBIE_An = {0x040};
  146. static const cxl_p2n_reg_t CXL_SLBIA_An = {0x048};
  147. static const cxl_p2n_reg_t CXL_SLBI_Select_An = {0x050};
  148. /* Interrupt Registers - CAIA 1&2 */
  149. static const cxl_p2n_reg_t CXL_PSL_DSISR_An = {0x060};
  150. static const cxl_p2n_reg_t CXL_PSL_DAR_An = {0x068};
  151. static const cxl_p2n_reg_t CXL_PSL_DSR_An = {0x070};
  152. static const cxl_p2n_reg_t CXL_PSL_TFC_An = {0x078};
  153. static const cxl_p2n_reg_t CXL_PSL_PEHandle_An = {0x080};
  154. static const cxl_p2n_reg_t CXL_PSL_ErrStat_An = {0x088};
  155. /* AFU Registers - CAIA 1&2 */
  156. static const cxl_p2n_reg_t CXL_AFU_Cntl_An = {0x090};
  157. static const cxl_p2n_reg_t CXL_AFU_ERR_An = {0x098};
  158. /* Work Element Descriptor - CAIA 1&2 */
  159. static const cxl_p2n_reg_t CXL_PSL_WED_An = {0x0A0};
  160. /* 0x0C0:FFF Implementation Dependent Area */
  161. #define CXL_PSL_SPAP_Addr 0x0ffffffffffff000ULL
  162. #define CXL_PSL_SPAP_Size 0x0000000000000ff0ULL
  163. #define CXL_PSL_SPAP_Size_Shift 4
  164. #define CXL_PSL_SPAP_V 0x0000000000000001ULL
  165. /****** CXL_PSL_Control ****************************************************/
  166. #define CXL_PSL_Control_tb (0x1ull << (63-63))
  167. #define CXL_PSL_Control_Fr (0x1ull << (63-31))
  168. #define CXL_PSL_Control_Fs_MASK (0x3ull << (63-29))
  169. #define CXL_PSL_Control_Fs_Complete (0x3ull << (63-29))
  170. /****** CXL_PSL_DLCNTL *****************************************************/
  171. #define CXL_PSL_DLCNTL_D (0x1ull << (63-28))
  172. #define CXL_PSL_DLCNTL_C (0x1ull << (63-29))
  173. #define CXL_PSL_DLCNTL_E (0x1ull << (63-30))
  174. #define CXL_PSL_DLCNTL_S (0x1ull << (63-31))
  175. #define CXL_PSL_DLCNTL_CE (CXL_PSL_DLCNTL_C | CXL_PSL_DLCNTL_E)
  176. #define CXL_PSL_DLCNTL_DCES (CXL_PSL_DLCNTL_D | CXL_PSL_DLCNTL_CE | CXL_PSL_DLCNTL_S)
  177. /****** CXL_PSL_SR_An ******************************************************/
  178. #define CXL_PSL_SR_An_SF MSR_SF /* 64bit */
  179. #define CXL_PSL_SR_An_TA (1ull << (63-1)) /* Tags active, GA1: 0 */
  180. #define CXL_PSL_SR_An_HV MSR_HV /* Hypervisor, GA1: 0 */
  181. #define CXL_PSL_SR_An_XLAT_hpt (0ull << (63-6))/* Hashed page table (HPT) mode */
  182. #define CXL_PSL_SR_An_XLAT_roh (2ull << (63-6))/* Radix on HPT mode */
  183. #define CXL_PSL_SR_An_XLAT_ror (3ull << (63-6))/* Radix on Radix mode */
  184. #define CXL_PSL_SR_An_BOT (1ull << (63-10)) /* Use the in-memory segment table */
  185. #define CXL_PSL_SR_An_PR MSR_PR /* Problem state, GA1: 1 */
  186. #define CXL_PSL_SR_An_ISL (1ull << (63-53)) /* Ignore Segment Large Page */
  187. #define CXL_PSL_SR_An_TC (1ull << (63-54)) /* Page Table secondary hash */
  188. #define CXL_PSL_SR_An_US (1ull << (63-56)) /* User state, GA1: X */
  189. #define CXL_PSL_SR_An_SC (1ull << (63-58)) /* Segment Table secondary hash */
  190. #define CXL_PSL_SR_An_R MSR_DR /* Relocate, GA1: 1 */
  191. #define CXL_PSL_SR_An_MP (1ull << (63-62)) /* Master Process */
  192. #define CXL_PSL_SR_An_LE (1ull << (63-63)) /* Little Endian */
  193. /****** CXL_PSL_ID_An ****************************************************/
  194. #define CXL_PSL_ID_An_F (1ull << (63-31))
  195. #define CXL_PSL_ID_An_L (1ull << (63-30))
  196. /****** CXL_PSL_SERR_An ****************************************************/
  197. #define CXL_PSL_SERR_An_afuto (1ull << (63-0))
  198. #define CXL_PSL_SERR_An_afudis (1ull << (63-1))
  199. #define CXL_PSL_SERR_An_afuov (1ull << (63-2))
  200. #define CXL_PSL_SERR_An_badsrc (1ull << (63-3))
  201. #define CXL_PSL_SERR_An_badctx (1ull << (63-4))
  202. #define CXL_PSL_SERR_An_llcmdis (1ull << (63-5))
  203. #define CXL_PSL_SERR_An_llcmdto (1ull << (63-6))
  204. #define CXL_PSL_SERR_An_afupar (1ull << (63-7))
  205. #define CXL_PSL_SERR_An_afudup (1ull << (63-8))
  206. #define CXL_PSL_SERR_An_IRQS ( \
  207. CXL_PSL_SERR_An_afuto | CXL_PSL_SERR_An_afudis | CXL_PSL_SERR_An_afuov | \
  208. CXL_PSL_SERR_An_badsrc | CXL_PSL_SERR_An_badctx | CXL_PSL_SERR_An_llcmdis | \
  209. CXL_PSL_SERR_An_llcmdto | CXL_PSL_SERR_An_afupar | CXL_PSL_SERR_An_afudup)
  210. #define CXL_PSL_SERR_An_afuto_mask (1ull << (63-32))
  211. #define CXL_PSL_SERR_An_afudis_mask (1ull << (63-33))
  212. #define CXL_PSL_SERR_An_afuov_mask (1ull << (63-34))
  213. #define CXL_PSL_SERR_An_badsrc_mask (1ull << (63-35))
  214. #define CXL_PSL_SERR_An_badctx_mask (1ull << (63-36))
  215. #define CXL_PSL_SERR_An_llcmdis_mask (1ull << (63-37))
  216. #define CXL_PSL_SERR_An_llcmdto_mask (1ull << (63-38))
  217. #define CXL_PSL_SERR_An_afupar_mask (1ull << (63-39))
  218. #define CXL_PSL_SERR_An_afudup_mask (1ull << (63-40))
  219. #define CXL_PSL_SERR_An_IRQ_MASKS ( \
  220. CXL_PSL_SERR_An_afuto_mask | CXL_PSL_SERR_An_afudis_mask | CXL_PSL_SERR_An_afuov_mask | \
  221. CXL_PSL_SERR_An_badsrc_mask | CXL_PSL_SERR_An_badctx_mask | CXL_PSL_SERR_An_llcmdis_mask | \
  222. CXL_PSL_SERR_An_llcmdto_mask | CXL_PSL_SERR_An_afupar_mask | CXL_PSL_SERR_An_afudup_mask)
  223. #define CXL_PSL_SERR_An_AE (1ull << (63-30))
  224. /****** CXL_PSL_SCNTL_An ****************************************************/
  225. #define CXL_PSL_SCNTL_An_CR (0x1ull << (63-15))
  226. /* Programming Modes: */
  227. #define CXL_PSL_SCNTL_An_PM_MASK (0xffffull << (63-31))
  228. #define CXL_PSL_SCNTL_An_PM_Shared (0x0000ull << (63-31))
  229. #define CXL_PSL_SCNTL_An_PM_OS (0x0001ull << (63-31))
  230. #define CXL_PSL_SCNTL_An_PM_Process (0x0002ull << (63-31))
  231. #define CXL_PSL_SCNTL_An_PM_AFU (0x0004ull << (63-31))
  232. #define CXL_PSL_SCNTL_An_PM_AFU_PBT (0x0104ull << (63-31))
  233. /* Purge Status (ro) */
  234. #define CXL_PSL_SCNTL_An_Ps_MASK (0x3ull << (63-39))
  235. #define CXL_PSL_SCNTL_An_Ps_Pending (0x1ull << (63-39))
  236. #define CXL_PSL_SCNTL_An_Ps_Complete (0x3ull << (63-39))
  237. /* Purge */
  238. #define CXL_PSL_SCNTL_An_Pc (0x1ull << (63-48))
  239. /* Suspend Status (ro) */
  240. #define CXL_PSL_SCNTL_An_Ss_MASK (0x3ull << (63-55))
  241. #define CXL_PSL_SCNTL_An_Ss_Pending (0x1ull << (63-55))
  242. #define CXL_PSL_SCNTL_An_Ss_Complete (0x3ull << (63-55))
  243. /* Suspend Control */
  244. #define CXL_PSL_SCNTL_An_Sc (0x1ull << (63-63))
  245. /* AFU Slice Enable Status (ro) */
  246. #define CXL_AFU_Cntl_An_ES_MASK (0x7ull << (63-2))
  247. #define CXL_AFU_Cntl_An_ES_Disabled (0x0ull << (63-2))
  248. #define CXL_AFU_Cntl_An_ES_Enabled (0x4ull << (63-2))
  249. /* AFU Slice Enable */
  250. #define CXL_AFU_Cntl_An_E (0x1ull << (63-3))
  251. /* AFU Slice Reset status (ro) */
  252. #define CXL_AFU_Cntl_An_RS_MASK (0x3ull << (63-5))
  253. #define CXL_AFU_Cntl_An_RS_Pending (0x1ull << (63-5))
  254. #define CXL_AFU_Cntl_An_RS_Complete (0x2ull << (63-5))
  255. /* AFU Slice Reset */
  256. #define CXL_AFU_Cntl_An_RA (0x1ull << (63-7))
  257. /****** CXL_SSTP0/1_An ******************************************************/
  258. /* These top bits are for the segment that CONTAINS the segment table */
  259. #define CXL_SSTP0_An_B_SHIFT SLB_VSID_SSIZE_SHIFT
  260. #define CXL_SSTP0_An_KS (1ull << (63-2))
  261. #define CXL_SSTP0_An_KP (1ull << (63-3))
  262. #define CXL_SSTP0_An_N (1ull << (63-4))
  263. #define CXL_SSTP0_An_L (1ull << (63-5))
  264. #define CXL_SSTP0_An_C (1ull << (63-6))
  265. #define CXL_SSTP0_An_TA (1ull << (63-7))
  266. #define CXL_SSTP0_An_LP_SHIFT (63-9) /* 2 Bits */
  267. /* And finally, the virtual address & size of the segment table: */
  268. #define CXL_SSTP0_An_SegTableSize_SHIFT (63-31) /* 12 Bits */
  269. #define CXL_SSTP0_An_SegTableSize_MASK \
  270. (((1ull << 12) - 1) << CXL_SSTP0_An_SegTableSize_SHIFT)
  271. #define CXL_SSTP0_An_STVA_U_MASK ((1ull << (63-49))-1)
  272. #define CXL_SSTP1_An_STVA_L_MASK (~((1ull << (63-55))-1))
  273. #define CXL_SSTP1_An_V (1ull << (63-63))
  274. /****** CXL_PSL_SLBIE_[An] - CAIA 1 **************************************************/
  275. /* write: */
  276. #define CXL_SLBIE_C PPC_BIT(36) /* Class */
  277. #define CXL_SLBIE_SS PPC_BITMASK(37, 38) /* Segment Size */
  278. #define CXL_SLBIE_SS_SHIFT PPC_BITLSHIFT(38)
  279. #define CXL_SLBIE_TA PPC_BIT(38) /* Tags Active */
  280. /* read: */
  281. #define CXL_SLBIE_MAX PPC_BITMASK(24, 31)
  282. #define CXL_SLBIE_PENDING PPC_BITMASK(56, 63)
  283. /****** Common to all CXL_TLBIA/SLBIA_[An] - CAIA 1 **********************************/
  284. #define CXL_TLB_SLB_P (1ull) /* Pending (read) */
  285. /****** Common to all CXL_TLB/SLB_IA/IE_[An] registers - CAIA 1 **********************/
  286. #define CXL_TLB_SLB_IQ_ALL (0ull) /* Inv qualifier */
  287. #define CXL_TLB_SLB_IQ_LPID (1ull) /* Inv qualifier */
  288. #define CXL_TLB_SLB_IQ_LPIDPID (3ull) /* Inv qualifier */
  289. /****** CXL_PSL_AFUSEL ******************************************************/
  290. #define CXL_PSL_AFUSEL_A (1ull << (63-55)) /* Adapter wide invalidates affect all AFUs */
  291. /****** CXL_PSL_DSISR_An - CAIA 1 ****************************************************/
  292. #define CXL_PSL_DSISR_An_DS (1ull << (63-0)) /* Segment not found */
  293. #define CXL_PSL_DSISR_An_DM (1ull << (63-1)) /* PTE not found (See also: M) or protection fault */
  294. #define CXL_PSL_DSISR_An_ST (1ull << (63-2)) /* Segment Table PTE not found */
  295. #define CXL_PSL_DSISR_An_UR (1ull << (63-3)) /* AURP PTE not found */
  296. #define CXL_PSL_DSISR_TRANS (CXL_PSL_DSISR_An_DS | CXL_PSL_DSISR_An_DM | CXL_PSL_DSISR_An_ST | CXL_PSL_DSISR_An_UR)
  297. #define CXL_PSL_DSISR_An_PE (1ull << (63-4)) /* PSL Error (implementation specific) */
  298. #define CXL_PSL_DSISR_An_AE (1ull << (63-5)) /* AFU Error */
  299. #define CXL_PSL_DSISR_An_OC (1ull << (63-6)) /* OS Context Warning */
  300. #define CXL_PSL_DSISR_PENDING (CXL_PSL_DSISR_TRANS | CXL_PSL_DSISR_An_PE | CXL_PSL_DSISR_An_AE | CXL_PSL_DSISR_An_OC)
  301. /* NOTE: Bits 32:63 are undefined if DSISR[DS] = 1 */
  302. #define CXL_PSL_DSISR_An_M DSISR_NOHPTE /* PTE not found */
  303. #define CXL_PSL_DSISR_An_P DSISR_PROTFAULT /* Storage protection violation */
  304. #define CXL_PSL_DSISR_An_A (1ull << (63-37)) /* AFU lock access to write through or cache inhibited storage */
  305. #define CXL_PSL_DSISR_An_S DSISR_ISSTORE /* Access was afu_wr or afu_zero */
  306. #define CXL_PSL_DSISR_An_K DSISR_KEYFAULT /* Access not permitted by virtual page class key protection */
  307. /****** CXL_PSL_DSISR_An - CAIA 2 ****************************************************/
  308. #define CXL_PSL9_DSISR_An_TF (1ull << (63-3)) /* Translation fault */
  309. #define CXL_PSL9_DSISR_An_PE (1ull << (63-4)) /* PSL Error (implementation specific) */
  310. #define CXL_PSL9_DSISR_An_AE (1ull << (63-5)) /* AFU Error */
  311. #define CXL_PSL9_DSISR_An_OC (1ull << (63-6)) /* OS Context Warning */
  312. #define CXL_PSL9_DSISR_An_S (1ull << (63-38)) /* TF for a write operation */
  313. #define CXL_PSL9_DSISR_PENDING (CXL_PSL9_DSISR_An_TF | CXL_PSL9_DSISR_An_PE | CXL_PSL9_DSISR_An_AE | CXL_PSL9_DSISR_An_OC)
  314. /*
  315. * NOTE: Bits 56:63 (Checkout Response Status) are valid when DSISR_An[TF] = 1
  316. * Status (0:7) Encoding
  317. */
  318. #define CXL_PSL9_DSISR_An_CO_MASK 0x00000000000000ffULL
  319. #define CXL_PSL9_DSISR_An_SF 0x0000000000000080ULL /* Segment Fault 0b10000000 */
  320. #define CXL_PSL9_DSISR_An_PF_SLR 0x0000000000000088ULL /* PTE not found (Single Level Radix) 0b10001000 */
  321. #define CXL_PSL9_DSISR_An_PF_RGC 0x000000000000008CULL /* PTE not found (Radix Guest (child)) 0b10001100 */
  322. #define CXL_PSL9_DSISR_An_PF_RGP 0x0000000000000090ULL /* PTE not found (Radix Guest (parent)) 0b10010000 */
  323. #define CXL_PSL9_DSISR_An_PF_HRH 0x0000000000000094ULL /* PTE not found (HPT/Radix Host) 0b10010100 */
  324. #define CXL_PSL9_DSISR_An_PF_STEG 0x000000000000009CULL /* PTE not found (STEG VA) 0b10011100 */
  325. #define CXL_PSL9_DSISR_An_URTCH 0x00000000000000B4ULL /* Unsupported Radix Tree Configuration 0b10110100 */
  326. /****** CXL_PSL_TFC_An ******************************************************/
  327. #define CXL_PSL_TFC_An_A (1ull << (63-28)) /* Acknowledge non-translation fault */
  328. #define CXL_PSL_TFC_An_C (1ull << (63-29)) /* Continue (abort transaction) */
  329. #define CXL_PSL_TFC_An_AE (1ull << (63-30)) /* Restart PSL with address error */
  330. #define CXL_PSL_TFC_An_R (1ull << (63-31)) /* Restart PSL transaction */
  331. /****** CXL_PSL_DEBUG *****************************************************/
  332. #define CXL_PSL_DEBUG_CDC (1ull << (63-27)) /* Coherent Data cache support */
  333. /****** CXL_XSL9_IERAT_ERAT - CAIA 2 **********************************/
  334. #define CXL_XSL9_IERAT_MLPID (1ull << (63-0)) /* Match LPID */
  335. #define CXL_XSL9_IERAT_MPID (1ull << (63-1)) /* Match PID */
  336. #define CXL_XSL9_IERAT_PRS (1ull << (63-4)) /* PRS bit for Radix invalidations */
  337. #define CXL_XSL9_IERAT_INVR (1ull << (63-3)) /* Invalidate Radix */
  338. #define CXL_XSL9_IERAT_IALL (1ull << (63-8)) /* Invalidate All */
  339. #define CXL_XSL9_IERAT_IINPROG (1ull << (63-63)) /* Invalidate in progress */
  340. /* cxl_process_element->software_status */
  341. #define CXL_PE_SOFTWARE_STATE_V (1ul << (31 - 0)) /* Valid */
  342. #define CXL_PE_SOFTWARE_STATE_C (1ul << (31 - 29)) /* Complete */
  343. #define CXL_PE_SOFTWARE_STATE_S (1ul << (31 - 30)) /* Suspend */
  344. #define CXL_PE_SOFTWARE_STATE_T (1ul << (31 - 31)) /* Terminate */
  345. /****** CXL_PSL_RXCTL_An (Implementation Specific) **************************
  346. * Controls AFU Hang Pulse, which sets the timeout for the AFU to respond to
  347. * the PSL for any response (except MMIO). Timeouts will occur between 1x to 2x
  348. * of the hang pulse frequency.
  349. */
  350. #define CXL_PSL_RXCTL_AFUHP_4S 0x7000000000000000ULL
  351. /* SPA->sw_command_status */
  352. #define CXL_SPA_SW_CMD_MASK 0xffff000000000000ULL
  353. #define CXL_SPA_SW_CMD_TERMINATE 0x0001000000000000ULL
  354. #define CXL_SPA_SW_CMD_REMOVE 0x0002000000000000ULL
  355. #define CXL_SPA_SW_CMD_SUSPEND 0x0003000000000000ULL
  356. #define CXL_SPA_SW_CMD_RESUME 0x0004000000000000ULL
  357. #define CXL_SPA_SW_CMD_ADD 0x0005000000000000ULL
  358. #define CXL_SPA_SW_CMD_UPDATE 0x0006000000000000ULL
  359. #define CXL_SPA_SW_STATE_MASK 0x0000ffff00000000ULL
  360. #define CXL_SPA_SW_STATE_TERMINATED 0x0000000100000000ULL
  361. #define CXL_SPA_SW_STATE_REMOVED 0x0000000200000000ULL
  362. #define CXL_SPA_SW_STATE_SUSPENDED 0x0000000300000000ULL
  363. #define CXL_SPA_SW_STATE_RESUMED 0x0000000400000000ULL
  364. #define CXL_SPA_SW_STATE_ADDED 0x0000000500000000ULL
  365. #define CXL_SPA_SW_STATE_UPDATED 0x0000000600000000ULL
  366. #define CXL_SPA_SW_PSL_ID_MASK 0x00000000ffff0000ULL
  367. #define CXL_SPA_SW_LINK_MASK 0x000000000000ffffULL
  368. #define CXL_MAX_SLICES 4
  369. #define MAX_AFU_MMIO_REGS 3
  370. #define CXL_MODE_TIME_SLICED 0x4
  371. #define CXL_SUPPORTED_MODES (CXL_MODE_DEDICATED | CXL_MODE_DIRECTED)
  372. #define CXL_DEV_MINORS 13 /* 1 control + 4 AFUs * 3 (dedicated/master/shared) */
  373. #define CXL_CARD_MINOR(adapter) (adapter->adapter_num * CXL_DEV_MINORS)
  374. #define CXL_DEVT_ADAPTER(dev) (MINOR(dev) / CXL_DEV_MINORS)
  375. #define CXL_PSL9_TRACEID_MAX 0xAU
  376. #define CXL_PSL9_TRACESTATE_FIN 0x3U
  377. enum cxl_context_status {
  378. CLOSED,
  379. OPENED,
  380. STARTED
  381. };
  382. enum prefault_modes {
  383. CXL_PREFAULT_NONE,
  384. CXL_PREFAULT_WED,
  385. CXL_PREFAULT_ALL,
  386. };
  387. enum cxl_attrs {
  388. CXL_ADAPTER_ATTRS,
  389. CXL_AFU_MASTER_ATTRS,
  390. CXL_AFU_ATTRS,
  391. };
  392. struct cxl_sste {
  393. __be64 esid_data;
  394. __be64 vsid_data;
  395. };
  396. #define to_cxl_adapter(d) container_of(d, struct cxl, dev)
  397. #define to_cxl_afu(d) container_of(d, struct cxl_afu, dev)
  398. struct cxl_afu_native {
  399. void __iomem *p1n_mmio;
  400. void __iomem *afu_desc_mmio;
  401. irq_hw_number_t psl_hwirq;
  402. unsigned int psl_virq;
  403. struct mutex spa_mutex;
  404. /*
  405. * Only the first part of the SPA is used for the process element
  406. * linked list. The only other part that software needs to worry about
  407. * is sw_command_status, which we store a separate pointer to.
  408. * Everything else in the SPA is only used by hardware
  409. */
  410. struct cxl_process_element *spa;
  411. __be64 *sw_command_status;
  412. unsigned int spa_size;
  413. int spa_order;
  414. int spa_max_procs;
  415. u64 pp_offset;
  416. };
  417. struct cxl_afu_guest {
  418. struct cxl_afu *parent;
  419. u64 handle;
  420. phys_addr_t p2n_phys;
  421. u64 p2n_size;
  422. int max_ints;
  423. bool handle_err;
  424. struct delayed_work work_err;
  425. int previous_state;
  426. };
  427. struct cxl_afu {
  428. struct cxl_afu_native *native;
  429. struct cxl_afu_guest *guest;
  430. irq_hw_number_t serr_hwirq;
  431. unsigned int serr_virq;
  432. char *psl_irq_name;
  433. char *err_irq_name;
  434. void __iomem *p2n_mmio;
  435. phys_addr_t psn_phys;
  436. u64 pp_size;
  437. struct cxl *adapter;
  438. struct device dev;
  439. struct cdev afu_cdev_s, afu_cdev_m, afu_cdev_d;
  440. struct device *chardev_s, *chardev_m, *chardev_d;
  441. struct idr contexts_idr;
  442. struct dentry *debugfs;
  443. struct mutex contexts_lock;
  444. spinlock_t afu_cntl_lock;
  445. /* -1: AFU deconfigured/locked, >= 0: number of readers */
  446. atomic_t configured_state;
  447. /* AFU error buffer fields and bin attribute for sysfs */
  448. u64 eb_len, eb_offset;
  449. struct bin_attribute attr_eb;
  450. /* pointer to the vphb */
  451. struct pci_controller *phb;
  452. int pp_irqs;
  453. int irqs_max;
  454. int num_procs;
  455. int max_procs_virtualised;
  456. int slice;
  457. int modes_supported;
  458. int current_mode;
  459. int crs_num;
  460. u64 crs_len;
  461. u64 crs_offset;
  462. struct list_head crs;
  463. enum prefault_modes prefault_mode;
  464. bool psa;
  465. bool pp_psa;
  466. bool enabled;
  467. };
  468. struct cxl_irq_name {
  469. struct list_head list;
  470. char *name;
  471. };
  472. struct irq_avail {
  473. irq_hw_number_t offset;
  474. irq_hw_number_t range;
  475. unsigned long *bitmap;
  476. };
  477. /*
  478. * This is a cxl context. If the PSL is in dedicated mode, there will be one
  479. * of these per AFU. If in AFU directed there can be lots of these.
  480. */
  481. struct cxl_context {
  482. struct cxl_afu *afu;
  483. /* Problem state MMIO */
  484. phys_addr_t psn_phys;
  485. u64 psn_size;
  486. /* Used to unmap any mmaps when force detaching */
  487. struct address_space *mapping;
  488. struct mutex mapping_lock;
  489. struct page *ff_page;
  490. bool mmio_err_ff;
  491. bool kernelapi;
  492. spinlock_t sste_lock; /* Protects segment table entries */
  493. struct cxl_sste *sstp;
  494. u64 sstp0, sstp1;
  495. unsigned int sst_size, sst_lru;
  496. wait_queue_head_t wq;
  497. /* use mm context associated with this pid for ds faults */
  498. struct pid *pid;
  499. spinlock_t lock; /* Protects pending_irq_mask, pending_fault and fault_addr */
  500. /* Only used in PR mode */
  501. u64 process_token;
  502. /* driver private data */
  503. void *priv;
  504. unsigned long *irq_bitmap; /* Accessed from IRQ context */
  505. struct cxl_irq_ranges irqs;
  506. struct list_head irq_names;
  507. u64 fault_addr;
  508. u64 fault_dsisr;
  509. u64 afu_err;
  510. /*
  511. * This status and it's lock pretects start and detach context
  512. * from racing. It also prevents detach from racing with
  513. * itself
  514. */
  515. enum cxl_context_status status;
  516. struct mutex status_mutex;
  517. /* XXX: Is it possible to need multiple work items at once? */
  518. struct work_struct fault_work;
  519. u64 dsisr;
  520. u64 dar;
  521. struct cxl_process_element *elem;
  522. /*
  523. * pe is the process element handle, assigned by this driver when the
  524. * context is initialized.
  525. *
  526. * external_pe is the PE shown outside of cxl.
  527. * On bare-metal, pe=external_pe, because we decide what the handle is.
  528. * In a guest, we only find out about the pe used by pHyp when the
  529. * context is attached, and that's the value we want to report outside
  530. * of cxl.
  531. */
  532. int pe;
  533. int external_pe;
  534. u32 irq_count;
  535. bool pe_inserted;
  536. bool master;
  537. bool kernel;
  538. bool pending_irq;
  539. bool pending_fault;
  540. bool pending_afu_err;
  541. /* Used by AFU drivers for driver specific event delivery */
  542. struct cxl_afu_driver_ops *afu_driver_ops;
  543. atomic_t afu_driver_events;
  544. struct rcu_head rcu;
  545. struct mm_struct *mm;
  546. u16 tidr;
  547. bool assign_tidr;
  548. };
  549. struct cxl_irq_info;
  550. struct cxl_service_layer_ops {
  551. int (*adapter_regs_init)(struct cxl *adapter, struct pci_dev *dev);
  552. int (*invalidate_all)(struct cxl *adapter);
  553. int (*afu_regs_init)(struct cxl_afu *afu);
  554. int (*sanitise_afu_regs)(struct cxl_afu *afu);
  555. int (*register_serr_irq)(struct cxl_afu *afu);
  556. void (*release_serr_irq)(struct cxl_afu *afu);
  557. irqreturn_t (*handle_interrupt)(int irq, struct cxl_context *ctx, struct cxl_irq_info *irq_info);
  558. irqreturn_t (*fail_irq)(struct cxl_afu *afu, struct cxl_irq_info *irq_info);
  559. int (*activate_dedicated_process)(struct cxl_afu *afu);
  560. int (*attach_afu_directed)(struct cxl_context *ctx, u64 wed, u64 amr);
  561. int (*attach_dedicated_process)(struct cxl_context *ctx, u64 wed, u64 amr);
  562. void (*update_dedicated_ivtes)(struct cxl_context *ctx);
  563. void (*debugfs_add_adapter_regs)(struct cxl *adapter, struct dentry *dir);
  564. void (*debugfs_add_afu_regs)(struct cxl_afu *afu, struct dentry *dir);
  565. void (*psl_irq_dump_registers)(struct cxl_context *ctx);
  566. void (*err_irq_dump_registers)(struct cxl *adapter);
  567. void (*debugfs_stop_trace)(struct cxl *adapter);
  568. void (*write_timebase_ctrl)(struct cxl *adapter);
  569. u64 (*timebase_read)(struct cxl *adapter);
  570. int capi_mode;
  571. bool needs_reset_before_disable;
  572. };
  573. struct cxl_native {
  574. u64 afu_desc_off;
  575. u64 afu_desc_size;
  576. void __iomem *p1_mmio;
  577. void __iomem *p2_mmio;
  578. irq_hw_number_t err_hwirq;
  579. unsigned int err_virq;
  580. u64 ps_off;
  581. bool no_data_cache; /* set if no data cache on the card */
  582. const struct cxl_service_layer_ops *sl_ops;
  583. };
  584. struct cxl_guest {
  585. struct platform_device *pdev;
  586. int irq_nranges;
  587. struct cdev cdev;
  588. irq_hw_number_t irq_base_offset;
  589. struct irq_avail *irq_avail;
  590. spinlock_t irq_alloc_lock;
  591. u64 handle;
  592. char *status;
  593. u16 vendor;
  594. u16 device;
  595. u16 subsystem_vendor;
  596. u16 subsystem;
  597. };
  598. struct cxl {
  599. struct cxl_native *native;
  600. struct cxl_guest *guest;
  601. spinlock_t afu_list_lock;
  602. struct cxl_afu *afu[CXL_MAX_SLICES];
  603. struct device dev;
  604. struct dentry *trace;
  605. struct dentry *psl_err_chk;
  606. struct dentry *debugfs;
  607. char *irq_name;
  608. struct bin_attribute cxl_attr;
  609. int adapter_num;
  610. int user_irqs;
  611. u64 ps_size;
  612. u16 psl_rev;
  613. u16 base_image;
  614. u8 vsec_status;
  615. u8 caia_major;
  616. u8 caia_minor;
  617. u8 slices;
  618. bool user_image_loaded;
  619. bool perst_loads_image;
  620. bool perst_select_user;
  621. bool perst_same_image;
  622. bool psl_timebase_synced;
  623. bool tunneled_ops_supported;
  624. /*
  625. * number of contexts mapped on to this card. Possible values are:
  626. * >0: Number of contexts mapped and new one can be mapped.
  627. * 0: No active contexts and new ones can be mapped.
  628. * -1: No contexts mapped and new ones cannot be mapped.
  629. */
  630. atomic_t contexts_num;
  631. };
  632. int cxl_pci_alloc_one_irq(struct cxl *adapter);
  633. void cxl_pci_release_one_irq(struct cxl *adapter, int hwirq);
  634. int cxl_pci_alloc_irq_ranges(struct cxl_irq_ranges *irqs, struct cxl *adapter, unsigned int num);
  635. void cxl_pci_release_irq_ranges(struct cxl_irq_ranges *irqs, struct cxl *adapter);
  636. int cxl_pci_setup_irq(struct cxl *adapter, unsigned int hwirq, unsigned int virq);
  637. int cxl_update_image_control(struct cxl *adapter);
  638. int cxl_pci_reset(struct cxl *adapter);
  639. void cxl_pci_release_afu(struct device *dev);
  640. ssize_t cxl_pci_read_adapter_vpd(struct cxl *adapter, void *buf, size_t len);
  641. /* common == phyp + powernv - CAIA 1&2 */
  642. struct cxl_process_element_common {
  643. __be32 tid;
  644. __be32 pid;
  645. __be64 csrp;
  646. union {
  647. struct {
  648. __be64 aurp0;
  649. __be64 aurp1;
  650. __be64 sstp0;
  651. __be64 sstp1;
  652. } psl8; /* CAIA 1 */
  653. struct {
  654. u8 reserved2[8];
  655. u8 reserved3[8];
  656. u8 reserved4[8];
  657. u8 reserved5[8];
  658. } psl9; /* CAIA 2 */
  659. } u;
  660. __be64 amr;
  661. u8 reserved6[4];
  662. __be64 wed;
  663. } __packed;
  664. /* just powernv - CAIA 1&2 */
  665. struct cxl_process_element {
  666. __be64 sr;
  667. __be64 SPOffset;
  668. union {
  669. __be64 sdr; /* CAIA 1 */
  670. u8 reserved1[8]; /* CAIA 2 */
  671. } u;
  672. __be64 haurp;
  673. __be32 ctxtime;
  674. __be16 ivte_offsets[4];
  675. __be16 ivte_ranges[4];
  676. __be32 lpid;
  677. struct cxl_process_element_common common;
  678. __be32 software_state;
  679. } __packed;
  680. static inline bool cxl_adapter_link_ok(struct cxl *cxl, struct cxl_afu *afu)
  681. {
  682. struct pci_dev *pdev;
  683. if (cpu_has_feature(CPU_FTR_HVMODE)) {
  684. pdev = to_pci_dev(cxl->dev.parent);
  685. return !pci_channel_offline(pdev);
  686. }
  687. return true;
  688. }
  689. static inline void __iomem *_cxl_p1_addr(struct cxl *cxl, cxl_p1_reg_t reg)
  690. {
  691. WARN_ON(!cpu_has_feature(CPU_FTR_HVMODE));
  692. return cxl->native->p1_mmio + cxl_reg_off(reg);
  693. }
  694. static inline void cxl_p1_write(struct cxl *cxl, cxl_p1_reg_t reg, u64 val)
  695. {
  696. if (likely(cxl_adapter_link_ok(cxl, NULL)))
  697. out_be64(_cxl_p1_addr(cxl, reg), val);
  698. }
  699. static inline u64 cxl_p1_read(struct cxl *cxl, cxl_p1_reg_t reg)
  700. {
  701. if (likely(cxl_adapter_link_ok(cxl, NULL)))
  702. return in_be64(_cxl_p1_addr(cxl, reg));
  703. else
  704. return ~0ULL;
  705. }
  706. static inline void __iomem *_cxl_p1n_addr(struct cxl_afu *afu, cxl_p1n_reg_t reg)
  707. {
  708. WARN_ON(!cpu_has_feature(CPU_FTR_HVMODE));
  709. return afu->native->p1n_mmio + cxl_reg_off(reg);
  710. }
  711. static inline void cxl_p1n_write(struct cxl_afu *afu, cxl_p1n_reg_t reg, u64 val)
  712. {
  713. if (likely(cxl_adapter_link_ok(afu->adapter, afu)))
  714. out_be64(_cxl_p1n_addr(afu, reg), val);
  715. }
  716. static inline u64 cxl_p1n_read(struct cxl_afu *afu, cxl_p1n_reg_t reg)
  717. {
  718. if (likely(cxl_adapter_link_ok(afu->adapter, afu)))
  719. return in_be64(_cxl_p1n_addr(afu, reg));
  720. else
  721. return ~0ULL;
  722. }
  723. static inline void __iomem *_cxl_p2n_addr(struct cxl_afu *afu, cxl_p2n_reg_t reg)
  724. {
  725. return afu->p2n_mmio + cxl_reg_off(reg);
  726. }
  727. static inline void cxl_p2n_write(struct cxl_afu *afu, cxl_p2n_reg_t reg, u64 val)
  728. {
  729. if (likely(cxl_adapter_link_ok(afu->adapter, afu)))
  730. out_be64(_cxl_p2n_addr(afu, reg), val);
  731. }
  732. static inline u64 cxl_p2n_read(struct cxl_afu *afu, cxl_p2n_reg_t reg)
  733. {
  734. if (likely(cxl_adapter_link_ok(afu->adapter, afu)))
  735. return in_be64(_cxl_p2n_addr(afu, reg));
  736. else
  737. return ~0ULL;
  738. }
  739. static inline bool cxl_is_power8(void)
  740. {
  741. if ((pvr_version_is(PVR_POWER8E)) ||
  742. (pvr_version_is(PVR_POWER8NVL)) ||
  743. (pvr_version_is(PVR_POWER8)))
  744. return true;
  745. return false;
  746. }
  747. static inline bool cxl_is_power9(void)
  748. {
  749. if (pvr_version_is(PVR_POWER9))
  750. return true;
  751. return false;
  752. }
  753. ssize_t cxl_pci_afu_read_err_buffer(struct cxl_afu *afu, char *buf,
  754. loff_t off, size_t count);
  755. struct cxl_calls {
  756. void (*cxl_slbia)(struct mm_struct *mm);
  757. struct module *owner;
  758. };
  759. int register_cxl_calls(struct cxl_calls *calls);
  760. void unregister_cxl_calls(struct cxl_calls *calls);
  761. int cxl_update_properties(struct device_node *dn, struct property *new_prop);
  762. void cxl_remove_adapter_nr(struct cxl *adapter);
  763. void cxl_release_spa(struct cxl_afu *afu);
  764. dev_t cxl_get_dev(void);
  765. int cxl_file_init(void);
  766. void cxl_file_exit(void);
  767. int cxl_register_adapter(struct cxl *adapter);
  768. int cxl_register_afu(struct cxl_afu *afu);
  769. int cxl_chardev_d_afu_add(struct cxl_afu *afu);
  770. int cxl_chardev_m_afu_add(struct cxl_afu *afu);
  771. int cxl_chardev_s_afu_add(struct cxl_afu *afu);
  772. void cxl_chardev_afu_remove(struct cxl_afu *afu);
  773. void cxl_context_detach_all(struct cxl_afu *afu);
  774. void cxl_context_free(struct cxl_context *ctx);
  775. void cxl_context_detach(struct cxl_context *ctx);
  776. int cxl_sysfs_adapter_add(struct cxl *adapter);
  777. void cxl_sysfs_adapter_remove(struct cxl *adapter);
  778. int cxl_sysfs_afu_add(struct cxl_afu *afu);
  779. void cxl_sysfs_afu_remove(struct cxl_afu *afu);
  780. int cxl_sysfs_afu_m_add(struct cxl_afu *afu);
  781. void cxl_sysfs_afu_m_remove(struct cxl_afu *afu);
  782. struct cxl *cxl_alloc_adapter(void);
  783. struct cxl_afu *cxl_alloc_afu(struct cxl *adapter, int slice);
  784. int cxl_afu_select_best_mode(struct cxl_afu *afu);
  785. int cxl_native_register_psl_irq(struct cxl_afu *afu);
  786. void cxl_native_release_psl_irq(struct cxl_afu *afu);
  787. int cxl_native_register_psl_err_irq(struct cxl *adapter);
  788. void cxl_native_release_psl_err_irq(struct cxl *adapter);
  789. int cxl_native_register_serr_irq(struct cxl_afu *afu);
  790. void cxl_native_release_serr_irq(struct cxl_afu *afu);
  791. int afu_register_irqs(struct cxl_context *ctx, u32 count);
  792. void afu_release_irqs(struct cxl_context *ctx, void *cookie);
  793. void afu_irq_name_free(struct cxl_context *ctx);
  794. int cxl_attach_afu_directed_psl9(struct cxl_context *ctx, u64 wed, u64 amr);
  795. int cxl_attach_afu_directed_psl8(struct cxl_context *ctx, u64 wed, u64 amr);
  796. int cxl_activate_dedicated_process_psl9(struct cxl_afu *afu);
  797. int cxl_activate_dedicated_process_psl8(struct cxl_afu *afu);
  798. int cxl_attach_dedicated_process_psl9(struct cxl_context *ctx, u64 wed, u64 amr);
  799. int cxl_attach_dedicated_process_psl8(struct cxl_context *ctx, u64 wed, u64 amr);
  800. void cxl_update_dedicated_ivtes_psl9(struct cxl_context *ctx);
  801. void cxl_update_dedicated_ivtes_psl8(struct cxl_context *ctx);
  802. #ifdef CONFIG_DEBUG_FS
  803. void cxl_debugfs_init(void);
  804. void cxl_debugfs_exit(void);
  805. void cxl_debugfs_adapter_add(struct cxl *adapter);
  806. void cxl_debugfs_adapter_remove(struct cxl *adapter);
  807. void cxl_debugfs_afu_add(struct cxl_afu *afu);
  808. void cxl_debugfs_afu_remove(struct cxl_afu *afu);
  809. void cxl_debugfs_add_adapter_regs_psl9(struct cxl *adapter, struct dentry *dir);
  810. void cxl_debugfs_add_adapter_regs_psl8(struct cxl *adapter, struct dentry *dir);
  811. void cxl_debugfs_add_afu_regs_psl9(struct cxl_afu *afu, struct dentry *dir);
  812. void cxl_debugfs_add_afu_regs_psl8(struct cxl_afu *afu, struct dentry *dir);
  813. #else /* CONFIG_DEBUG_FS */
  814. static inline void __init cxl_debugfs_init(void)
  815. {
  816. }
  817. static inline void cxl_debugfs_exit(void)
  818. {
  819. }
  820. static inline void cxl_debugfs_adapter_add(struct cxl *adapter)
  821. {
  822. }
  823. static inline void cxl_debugfs_adapter_remove(struct cxl *adapter)
  824. {
  825. }
  826. static inline void cxl_debugfs_afu_add(struct cxl_afu *afu)
  827. {
  828. }
  829. static inline void cxl_debugfs_afu_remove(struct cxl_afu *afu)
  830. {
  831. }
  832. static inline void cxl_debugfs_add_adapter_regs_psl9(struct cxl *adapter,
  833. struct dentry *dir)
  834. {
  835. }
  836. static inline void cxl_debugfs_add_adapter_regs_psl8(struct cxl *adapter,
  837. struct dentry *dir)
  838. {
  839. }
  840. static inline void cxl_debugfs_add_afu_regs_psl9(struct cxl_afu *afu, struct dentry *dir)
  841. {
  842. }
  843. static inline void cxl_debugfs_add_afu_regs_psl8(struct cxl_afu *afu, struct dentry *dir)
  844. {
  845. }
  846. #endif /* CONFIG_DEBUG_FS */
  847. void cxl_handle_fault(struct work_struct *work);
  848. void cxl_prefault(struct cxl_context *ctx, u64 wed);
  849. int cxl_handle_mm_fault(struct mm_struct *mm, u64 dsisr, u64 dar);
  850. struct cxl *get_cxl_adapter(int num);
  851. int cxl_alloc_sst(struct cxl_context *ctx);
  852. void cxl_dump_debug_buffer(void *addr, size_t size);
  853. void init_cxl_native(void);
  854. struct cxl_context *cxl_context_alloc(void);
  855. int cxl_context_init(struct cxl_context *ctx, struct cxl_afu *afu, bool master);
  856. void cxl_context_set_mapping(struct cxl_context *ctx,
  857. struct address_space *mapping);
  858. void cxl_context_free(struct cxl_context *ctx);
  859. int cxl_context_iomap(struct cxl_context *ctx, struct vm_area_struct *vma);
  860. unsigned int cxl_map_irq(struct cxl *adapter, irq_hw_number_t hwirq,
  861. irq_handler_t handler, void *cookie, const char *name);
  862. void cxl_unmap_irq(unsigned int virq, void *cookie);
  863. int __detach_context(struct cxl_context *ctx);
  864. /*
  865. * This must match the layout of the H_COLLECT_CA_INT_INFO retbuf defined
  866. * in PAPR.
  867. * Field pid_tid is now 'reserved' because it's no more used on bare-metal.
  868. * On a guest environment, PSL_PID_An is located on the upper 32 bits and
  869. * PSL_TID_An register in the lower 32 bits.
  870. */
  871. struct cxl_irq_info {
  872. u64 dsisr;
  873. u64 dar;
  874. u64 dsr;
  875. u64 reserved;
  876. u64 afu_err;
  877. u64 errstat;
  878. u64 proc_handle;
  879. u64 padding[2]; /* to match the expected retbuf size for plpar_hcall9 */
  880. };
  881. void cxl_assign_psn_space(struct cxl_context *ctx);
  882. int cxl_invalidate_all_psl9(struct cxl *adapter);
  883. int cxl_invalidate_all_psl8(struct cxl *adapter);
  884. irqreturn_t cxl_irq_psl9(int irq, struct cxl_context *ctx, struct cxl_irq_info *irq_info);
  885. irqreturn_t cxl_irq_psl8(int irq, struct cxl_context *ctx, struct cxl_irq_info *irq_info);
  886. irqreturn_t cxl_fail_irq_psl(struct cxl_afu *afu, struct cxl_irq_info *irq_info);
  887. int cxl_register_one_irq(struct cxl *adapter, irq_handler_t handler,
  888. void *cookie, irq_hw_number_t *dest_hwirq,
  889. unsigned int *dest_virq, const char *name);
  890. int cxl_check_error(struct cxl_afu *afu);
  891. int cxl_afu_slbia(struct cxl_afu *afu);
  892. int cxl_data_cache_flush(struct cxl *adapter);
  893. int cxl_afu_disable(struct cxl_afu *afu);
  894. int cxl_psl_purge(struct cxl_afu *afu);
  895. int cxl_calc_capp_routing(struct pci_dev *dev, u64 *chipid,
  896. u32 *phb_index, u64 *capp_unit_id);
  897. int cxl_slot_is_switched(struct pci_dev *dev);
  898. int cxl_get_xsl9_dsnctl(struct pci_dev *dev, u64 capp_unit_id, u64 *reg);
  899. u64 cxl_calculate_sr(bool master, bool kernel, bool real_mode, bool p9);
  900. void cxl_native_irq_dump_regs_psl9(struct cxl_context *ctx);
  901. void cxl_native_irq_dump_regs_psl8(struct cxl_context *ctx);
  902. void cxl_native_err_irq_dump_regs_psl8(struct cxl *adapter);
  903. void cxl_native_err_irq_dump_regs_psl9(struct cxl *adapter);
  904. int cxl_pci_vphb_add(struct cxl_afu *afu);
  905. void cxl_pci_vphb_remove(struct cxl_afu *afu);
  906. void cxl_release_mapping(struct cxl_context *ctx);
  907. extern struct pci_driver cxl_pci_driver;
  908. extern struct platform_driver cxl_of_driver;
  909. int afu_allocate_irqs(struct cxl_context *ctx, u32 count);
  910. int afu_open(struct inode *inode, struct file *file);
  911. int afu_release(struct inode *inode, struct file *file);
  912. long afu_ioctl(struct file *file, unsigned int cmd, unsigned long arg);
  913. int afu_mmap(struct file *file, struct vm_area_struct *vm);
  914. __poll_t afu_poll(struct file *file, struct poll_table_struct *poll);
  915. ssize_t afu_read(struct file *file, char __user *buf, size_t count, loff_t *off);
  916. extern const struct file_operations afu_fops;
  917. struct cxl *cxl_guest_init_adapter(struct device_node *np, struct platform_device *dev);
  918. void cxl_guest_remove_adapter(struct cxl *adapter);
  919. int cxl_of_read_adapter_handle(struct cxl *adapter, struct device_node *np);
  920. int cxl_of_read_adapter_properties(struct cxl *adapter, struct device_node *np);
  921. ssize_t cxl_guest_read_adapter_vpd(struct cxl *adapter, void *buf, size_t len);
  922. ssize_t cxl_guest_read_afu_vpd(struct cxl_afu *afu, void *buf, size_t len);
  923. int cxl_guest_init_afu(struct cxl *adapter, int slice, struct device_node *afu_np);
  924. void cxl_guest_remove_afu(struct cxl_afu *afu);
  925. int cxl_of_read_afu_handle(struct cxl_afu *afu, struct device_node *afu_np);
  926. int cxl_of_read_afu_properties(struct cxl_afu *afu, struct device_node *afu_np);
  927. int cxl_guest_add_chardev(struct cxl *adapter);
  928. void cxl_guest_remove_chardev(struct cxl *adapter);
  929. void cxl_guest_reload_module(struct cxl *adapter);
  930. int cxl_of_probe(struct platform_device *pdev);
  931. struct cxl_backend_ops {
  932. struct module *module;
  933. int (*adapter_reset)(struct cxl *adapter);
  934. int (*alloc_one_irq)(struct cxl *adapter);
  935. void (*release_one_irq)(struct cxl *adapter, int hwirq);
  936. int (*alloc_irq_ranges)(struct cxl_irq_ranges *irqs,
  937. struct cxl *adapter, unsigned int num);
  938. void (*release_irq_ranges)(struct cxl_irq_ranges *irqs,
  939. struct cxl *adapter);
  940. int (*setup_irq)(struct cxl *adapter, unsigned int hwirq,
  941. unsigned int virq);
  942. irqreturn_t (*handle_psl_slice_error)(struct cxl_context *ctx,
  943. u64 dsisr, u64 errstat);
  944. irqreturn_t (*psl_interrupt)(int irq, void *data);
  945. int (*ack_irq)(struct cxl_context *ctx, u64 tfc, u64 psl_reset_mask);
  946. void (*irq_wait)(struct cxl_context *ctx);
  947. int (*attach_process)(struct cxl_context *ctx, bool kernel,
  948. u64 wed, u64 amr);
  949. int (*detach_process)(struct cxl_context *ctx);
  950. void (*update_ivtes)(struct cxl_context *ctx);
  951. bool (*support_attributes)(const char *attr_name, enum cxl_attrs type);
  952. bool (*link_ok)(struct cxl *cxl, struct cxl_afu *afu);
  953. void (*release_afu)(struct device *dev);
  954. ssize_t (*afu_read_err_buffer)(struct cxl_afu *afu, char *buf,
  955. loff_t off, size_t count);
  956. int (*afu_check_and_enable)(struct cxl_afu *afu);
  957. int (*afu_activate_mode)(struct cxl_afu *afu, int mode);
  958. int (*afu_deactivate_mode)(struct cxl_afu *afu, int mode);
  959. int (*afu_reset)(struct cxl_afu *afu);
  960. int (*afu_cr_read8)(struct cxl_afu *afu, int cr_idx, u64 offset, u8 *val);
  961. int (*afu_cr_read16)(struct cxl_afu *afu, int cr_idx, u64 offset, u16 *val);
  962. int (*afu_cr_read32)(struct cxl_afu *afu, int cr_idx, u64 offset, u32 *val);
  963. int (*afu_cr_read64)(struct cxl_afu *afu, int cr_idx, u64 offset, u64 *val);
  964. int (*afu_cr_write8)(struct cxl_afu *afu, int cr_idx, u64 offset, u8 val);
  965. int (*afu_cr_write16)(struct cxl_afu *afu, int cr_idx, u64 offset, u16 val);
  966. int (*afu_cr_write32)(struct cxl_afu *afu, int cr_idx, u64 offset, u32 val);
  967. ssize_t (*read_adapter_vpd)(struct cxl *adapter, void *buf, size_t count);
  968. };
  969. extern const struct cxl_backend_ops cxl_native_ops;
  970. extern const struct cxl_backend_ops cxl_guest_ops;
  971. extern const struct cxl_backend_ops *cxl_ops;
  972. /* check if the given pci_dev is on the the cxl vphb bus */
  973. bool cxl_pci_is_vphb_device(struct pci_dev *dev);
  974. /* decode AFU error bits in the PSL register PSL_SERR_An */
  975. void cxl_afu_decode_psl_serr(struct cxl_afu *afu, u64 serr);
  976. /*
  977. * Increments the number of attached contexts on an adapter.
  978. * In case an adapter_context_lock is taken the return -EBUSY.
  979. */
  980. int cxl_adapter_context_get(struct cxl *adapter);
  981. /* Decrements the number of attached contexts on an adapter */
  982. void cxl_adapter_context_put(struct cxl *adapter);
  983. /* If no active contexts then prevents contexts from being attached */
  984. int cxl_adapter_context_lock(struct cxl *adapter);
  985. /* Unlock the contexts-lock if taken. Warn and force unlock otherwise */
  986. void cxl_adapter_context_unlock(struct cxl *adapter);
  987. /* Increases the reference count to "struct mm_struct" */
  988. void cxl_context_mm_count_get(struct cxl_context *ctx);
  989. /* Decrements the reference count to "struct mm_struct" */
  990. void cxl_context_mm_count_put(struct cxl_context *ctx);
  991. #endif