mtk_mipi_tx.h 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2019 MediaTek Inc.
  4. * Author: Jitao Shi <jitao.shi@mediatek.com>
  5. */
  6. #ifndef _MTK_MIPI_TX_H
  7. #define _MTK_MIPI_TX_H
  8. #include <linux/clk.h>
  9. #include <linux/clk-provider.h>
  10. #include <linux/delay.h>
  11. #include <linux/io.h>
  12. #include <linux/module.h>
  13. #include <linux/nvmem-consumer.h>
  14. #include <linux/of_device.h>
  15. #include <linux/platform_device.h>
  16. #include <linux/phy/phy.h>
  17. #include <linux/slab.h>
  18. struct mtk_mipitx_data {
  19. const u32 mppll_preserve;
  20. const struct clk_ops *mipi_tx_clk_ops;
  21. void (*mipi_tx_enable_signal)(struct phy *phy);
  22. void (*mipi_tx_disable_signal)(struct phy *phy);
  23. };
  24. struct mtk_mipi_tx {
  25. struct device *dev;
  26. void __iomem *regs;
  27. u32 data_rate;
  28. u32 mipitx_drive;
  29. u32 rt_code[5];
  30. const struct mtk_mipitx_data *driver_data;
  31. struct clk_hw pll_hw;
  32. struct clk *pll;
  33. };
  34. struct mtk_mipi_tx *mtk_mipi_tx_from_clk_hw(struct clk_hw *hw);
  35. void mtk_mipi_tx_clear_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, u32 bits);
  36. void mtk_mipi_tx_set_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, u32 bits);
  37. void mtk_mipi_tx_update_bits(struct mtk_mipi_tx *mipi_tx, u32 offset, u32 mask,
  38. u32 data);
  39. int mtk_mipi_tx_pll_set_rate(struct clk_hw *hw, unsigned long rate,
  40. unsigned long parent_rate);
  41. unsigned long mtk_mipi_tx_pll_recalc_rate(struct clk_hw *hw,
  42. unsigned long parent_rate);
  43. extern const struct mtk_mipitx_data mt2701_mipitx_data;
  44. extern const struct mtk_mipitx_data mt8173_mipitx_data;
  45. extern const struct mtk_mipitx_data mt8183_mipitx_data;
  46. #endif