hdlcd_drv.h 879 B

1234567891011121314151617181920212223242526272829303132333435363738
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * ARM HDLCD Controller register definition
  4. */
  5. #ifndef __HDLCD_DRV_H__
  6. #define __HDLCD_DRV_H__
  7. struct hdlcd_drm_private {
  8. void __iomem *mmio;
  9. struct clk *clk;
  10. struct drm_crtc crtc;
  11. struct drm_plane *plane;
  12. #ifdef CONFIG_DEBUG_FS
  13. atomic_t buffer_underrun_count;
  14. atomic_t bus_error_count;
  15. atomic_t vsync_count;
  16. atomic_t dma_end_count;
  17. #endif
  18. };
  19. #define crtc_to_hdlcd_priv(x) container_of(x, struct hdlcd_drm_private, crtc)
  20. static inline void hdlcd_write(struct hdlcd_drm_private *hdlcd,
  21. unsigned int reg, u32 value)
  22. {
  23. writel(value, hdlcd->mmio + reg);
  24. }
  25. static inline u32 hdlcd_read(struct hdlcd_drm_private *hdlcd, unsigned int reg)
  26. {
  27. return readl(hdlcd->mmio + reg);
  28. }
  29. int hdlcd_setup_crtc(struct drm_device *dev);
  30. void hdlcd_set_scanout(struct hdlcd_drm_private *hdlcd);
  31. #endif /* __HDLCD_DRV_H__ */