psc-da850.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * PSC clock descriptions for TI DA850/OMAP-L138/AM18XX
  4. *
  5. * Copyright (C) 2018 David Lechner <david@lechnology.com>
  6. */
  7. #include <linux/clk-provider.h>
  8. #include <linux/reset-controller.h>
  9. #include <linux/clk.h>
  10. #include <linux/clkdev.h>
  11. #include <linux/init.h>
  12. #include <linux/kernel.h>
  13. #include <linux/of.h>
  14. #include <linux/types.h>
  15. #include "psc.h"
  16. LPSC_CLKDEV1(emifa_clkdev, NULL, "ti-aemif");
  17. LPSC_CLKDEV1(spi0_clkdev, NULL, "spi_davinci.0");
  18. LPSC_CLKDEV1(mmcsd0_clkdev, NULL, "da830-mmc.0");
  19. LPSC_CLKDEV1(uart0_clkdev, NULL, "serial8250.0");
  20. /* REVISIT: used dev_id instead of con_id */
  21. LPSC_CLKDEV1(arm_clkdev, "arm", NULL);
  22. LPSC_CLKDEV1(dsp_clkdev, NULL, "davinci-rproc.0");
  23. static const struct davinci_lpsc_clk_info da850_psc0_info[] = {
  24. LPSC(0, 0, tpcc0, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  25. LPSC(1, 0, tptc0, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  26. LPSC(2, 0, tptc1, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  27. LPSC(3, 0, emifa, async1, emifa_clkdev, 0),
  28. LPSC(4, 0, spi0, pll0_sysclk2, spi0_clkdev, 0),
  29. LPSC(5, 0, mmcsd0, pll0_sysclk2, mmcsd0_clkdev, 0),
  30. LPSC(6, 0, aintc, pll0_sysclk4, NULL, LPSC_ALWAYS_ENABLED),
  31. LPSC(7, 0, arm_rom, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  32. LPSC(9, 0, uart0, pll0_sysclk2, uart0_clkdev, 0),
  33. LPSC(13, 0, pruss, pll0_sysclk2, NULL, 0),
  34. LPSC(14, 0, arm, pll0_sysclk6, arm_clkdev, LPSC_ALWAYS_ENABLED | LPSC_SET_RATE_PARENT),
  35. LPSC(15, 1, dsp, pll0_sysclk1, dsp_clkdev, LPSC_FORCE | LPSC_LOCAL_RESET),
  36. { }
  37. };
  38. LPSC_CLKDEV3(usb0_clkdev, "fck", "da830-usb-phy-clks",
  39. NULL, "musb-da8xx",
  40. NULL, "cppi41-dmaengine");
  41. LPSC_CLKDEV1(usb1_clkdev, NULL, "ohci-da8xx");
  42. /* REVISIT: gpio-davinci.c should be modified to drop con_id */
  43. LPSC_CLKDEV1(gpio_clkdev, "gpio", NULL);
  44. LPSC_CLKDEV2(emac_clkdev, NULL, "davinci_emac.1",
  45. "fck", "davinci_mdio.0");
  46. LPSC_CLKDEV1(mcasp0_clkdev, NULL, "davinci-mcasp.0");
  47. LPSC_CLKDEV1(sata_clkdev, "fck", "ahci_da850");
  48. LPSC_CLKDEV1(vpif_clkdev, NULL, "vpif");
  49. LPSC_CLKDEV1(spi1_clkdev, NULL, "spi_davinci.1");
  50. LPSC_CLKDEV1(i2c1_clkdev, NULL, "i2c_davinci.2");
  51. LPSC_CLKDEV1(uart1_clkdev, NULL, "serial8250.1");
  52. LPSC_CLKDEV1(uart2_clkdev, NULL, "serial8250.2");
  53. LPSC_CLKDEV1(mcbsp0_clkdev, NULL, "davinci-mcbsp.0");
  54. LPSC_CLKDEV1(mcbsp1_clkdev, NULL, "davinci-mcbsp.1");
  55. LPSC_CLKDEV1(lcdc_clkdev, "fck", "da8xx_lcdc.0");
  56. LPSC_CLKDEV3(ehrpwm_clkdev, "fck", "ehrpwm.0",
  57. "fck", "ehrpwm.1",
  58. NULL, "da830-tbclksync");
  59. LPSC_CLKDEV1(mmcsd1_clkdev, NULL, "da830-mmc.1");
  60. LPSC_CLKDEV3(ecap_clkdev, "fck", "ecap.0",
  61. "fck", "ecap.1",
  62. "fck", "ecap.2");
  63. static struct reset_control_lookup da850_psc0_reset_lookup_table[] = {
  64. RESET_LOOKUP("da850-psc0", 15, "davinci-rproc.0", NULL),
  65. };
  66. static int da850_psc0_init(struct device *dev, void __iomem *base)
  67. {
  68. reset_controller_add_lookup(da850_psc0_reset_lookup_table,
  69. ARRAY_SIZE(da850_psc0_reset_lookup_table));
  70. return davinci_psc_register_clocks(dev, da850_psc0_info, 16, base);
  71. }
  72. static int of_da850_psc0_init(struct device *dev, void __iomem *base)
  73. {
  74. return of_davinci_psc_clk_init(dev, da850_psc0_info, 16, base);
  75. }
  76. static struct clk_bulk_data da850_psc0_parent_clks[] = {
  77. { .id = "pll0_sysclk1" },
  78. { .id = "pll0_sysclk2" },
  79. { .id = "pll0_sysclk4" },
  80. { .id = "pll0_sysclk6" },
  81. { .id = "async1" },
  82. };
  83. const struct davinci_psc_init_data da850_psc0_init_data = {
  84. .parent_clks = da850_psc0_parent_clks,
  85. .num_parent_clks = ARRAY_SIZE(da850_psc0_parent_clks),
  86. .psc_init = &da850_psc0_init,
  87. };
  88. const struct davinci_psc_init_data of_da850_psc0_init_data = {
  89. .parent_clks = da850_psc0_parent_clks,
  90. .num_parent_clks = ARRAY_SIZE(da850_psc0_parent_clks),
  91. .psc_init = &of_da850_psc0_init,
  92. };
  93. static const struct davinci_lpsc_clk_info da850_psc1_info[] = {
  94. LPSC(0, 0, tpcc1, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  95. LPSC(1, 0, usb0, pll0_sysclk2, usb0_clkdev, 0),
  96. LPSC(2, 0, usb1, pll0_sysclk4, usb1_clkdev, 0),
  97. LPSC(3, 0, gpio, pll0_sysclk4, gpio_clkdev, 0),
  98. LPSC(5, 0, emac, pll0_sysclk4, emac_clkdev, 0),
  99. LPSC(6, 0, ddr, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  100. LPSC(7, 0, mcasp0, async3, mcasp0_clkdev, 0),
  101. LPSC(8, 0, sata, pll0_sysclk2, sata_clkdev, LPSC_FORCE),
  102. LPSC(9, 0, vpif, pll0_sysclk2, vpif_clkdev, 0),
  103. LPSC(10, 0, spi1, async3, spi1_clkdev, 0),
  104. LPSC(11, 0, i2c1, pll0_sysclk4, i2c1_clkdev, 0),
  105. LPSC(12, 0, uart1, async3, uart1_clkdev, 0),
  106. LPSC(13, 0, uart2, async3, uart2_clkdev, 0),
  107. LPSC(14, 0, mcbsp0, async3, mcbsp0_clkdev, 0),
  108. LPSC(15, 0, mcbsp1, async3, mcbsp1_clkdev, 0),
  109. LPSC(16, 0, lcdc, pll0_sysclk2, lcdc_clkdev, 0),
  110. LPSC(17, 0, ehrpwm, async3, ehrpwm_clkdev, 0),
  111. LPSC(18, 0, mmcsd1, pll0_sysclk2, mmcsd1_clkdev, 0),
  112. LPSC(20, 0, ecap, async3, ecap_clkdev, 0),
  113. LPSC(21, 0, tptc2, pll0_sysclk2, NULL, LPSC_ALWAYS_ENABLED),
  114. { }
  115. };
  116. static int da850_psc1_init(struct device *dev, void __iomem *base)
  117. {
  118. return davinci_psc_register_clocks(dev, da850_psc1_info, 32, base);
  119. }
  120. static int of_da850_psc1_init(struct device *dev, void __iomem *base)
  121. {
  122. return of_davinci_psc_clk_init(dev, da850_psc1_info, 32, base);
  123. }
  124. static struct clk_bulk_data da850_psc1_parent_clks[] = {
  125. { .id = "pll0_sysclk2" },
  126. { .id = "pll0_sysclk4" },
  127. { .id = "async3" },
  128. };
  129. const struct davinci_psc_init_data da850_psc1_init_data = {
  130. .parent_clks = da850_psc1_parent_clks,
  131. .num_parent_clks = ARRAY_SIZE(da850_psc1_parent_clks),
  132. .psc_init = &da850_psc1_init,
  133. };
  134. const struct davinci_psc_init_data of_da850_psc1_init_data = {
  135. .parent_clks = da850_psc1_parent_clks,
  136. .num_parent_clks = ARRAY_SIZE(da850_psc1_parent_clks),
  137. .psc_init = &of_da850_psc1_init,
  138. };