light-ant-ref.dts 47 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (C) 2021 Alibaba Group Holding Limited.
  4. */
  5. /dts-v1/;
  6. #include "light.dtsi"
  7. #include <dt-bindings/input/linux-event-codes.h>
  8. #include <dt-bindings/gpio/gpio.h>
  9. #include "light-vi-devices.dtsi"
  10. / {
  11. model = "T-HEAD Light val board";
  12. compatible = "thead,light-val", "thead,light";
  13. memory@0 {
  14. device_type = "memory";
  15. reg = <0x0 0x00000000 0x0 0x80000000>;
  16. };
  17. chosen {
  18. bootargs = "console=ttyS0,115200 crashkernel=256M-:128M earlycon clk_ignore_unused sram=0xffe0000000,0x180000";
  19. stdout-path = "serial0:115200n8";
  20. };
  21. leds {
  22. compatible = "gpio-leds";
  23. status = "disabled";
  24. led0 {
  25. label = "SYS_STATUS";
  26. gpios = <&gpio1_porta 15 0>; /* GPIO_ACTIVE_HIGH: 0 */
  27. default-state = "off";
  28. };
  29. };
  30. display-subsystem {
  31. status = "okay";
  32. };
  33. lcd0_backlight: pwm-backlight@0 {
  34. compatible = "pwm-backlight";
  35. pwms = <&pwm 0 5000000>;
  36. brightness-levels = <0 4 8 16 32 64 128 255>;
  37. default-brightness-level = <7>;
  38. };
  39. light_iopmp: iopmp {
  40. compatible = "thead,light-iopmp";
  41. /* config#1: multiple valid regions */
  42. iopmp_emmc: IOPMP_EMMC {
  43. regions = <0x000000 0x100000>,
  44. <0x100000 0x200000>;
  45. attr = <0xFFFFFFFF>;
  46. dummy_slave= <0x800000>;
  47. };
  48. /* config#2: iopmp bypass */
  49. iopmp_sdio0: IOPMP_SDIO0 {
  50. bypass_en;
  51. };
  52. /* config#3: iopmp default region set */
  53. iopmp_sdio1: IOPMP_SDIO1 {
  54. attr = <0xFFFFFFFF>;
  55. is_default_region;
  56. };
  57. iopmp_usb0: IOPMP_USB0 {
  58. attr = <0xFFFFFFFF>;
  59. is_default_region;
  60. };
  61. iopmp_ao: IOPMP_AO {
  62. is_default_region;
  63. };
  64. iopmp_aud: IOPMP_AUD {
  65. is_default_region;
  66. };
  67. iopmp_chip_dbg: IOPMP_CHIP_DBG {
  68. is_default_region;
  69. };
  70. iopmp_eip120i: IOPMP_EIP120I {
  71. is_default_region;
  72. };
  73. iopmp_eip120ii: IOPMP_EIP120II {
  74. is_default_region;
  75. };
  76. iopmp_eip120iii: IOPMP_EIP120III {
  77. is_default_region;
  78. };
  79. iopmp_isp0: IOPMP_ISP0 {
  80. is_default_region;
  81. };
  82. iopmp_isp1: IOPMP_ISP1 {
  83. is_default_region;
  84. };
  85. iopmp_dw200: IOPMP_DW200 {
  86. is_default_region;
  87. };
  88. iopmp_vipre: IOPMP_VIPRE {
  89. is_default_region;
  90. };
  91. iopmp_venc: IOPMP_VENC {
  92. is_default_region;
  93. };
  94. iopmp_vdec: IOPMP_VDEC {
  95. is_default_region;
  96. };
  97. iopmp_g2d: IOPMP_G2D {
  98. is_default_region;
  99. };
  100. iopmp_fce: IOPMP_FCE {
  101. is_default_region;
  102. };
  103. iopmp_npu: IOPMP_NPU {
  104. is_default_region;
  105. };
  106. iopmp0_dpu: IOPMP0_DPU {
  107. bypass_en;
  108. };
  109. iopmp1_dpu: IOPMP1_DPU {
  110. bypass_en;
  111. };
  112. iopmp_gpu: IOPMP_GPU {
  113. is_default_region;
  114. };
  115. iopmp_gmac1: IOPMP_GMAC1 {
  116. is_default_region;
  117. };
  118. iopmp_gmac2: IOPMP_GMAC2 {
  119. is_default_region;
  120. };
  121. iopmp_dmac: IOPMP_DMAC {
  122. is_default_region;
  123. };
  124. iopmp_tee_dmac: IOPMP_TEE_DMAC {
  125. is_default_region;
  126. };
  127. iopmp_dsp0: IOPMP_DSP0 {
  128. is_default_region;
  129. };
  130. iopmp_dsp1: IOPMP_DSP1 {
  131. is_default_region;
  132. };
  133. };
  134. mbox_910t_client1: mbox_910t_client1 {
  135. compatible = "thead,light-mbox-client";
  136. mbox-names = "902";
  137. mboxes = <&mbox_910t 1 0>;
  138. status = "disabled";
  139. };
  140. mbox_910t_client2: mbox_910t_client2 {
  141. compatible = "thead,light-mbox-client";
  142. mbox-names = "906";
  143. mboxes = <&mbox_910t 2 0>;
  144. status = "disabled";
  145. };
  146. lightsound: lightsound@1 {
  147. compatible = "simple-audio-card";
  148. simple-audio-card,name = "Light-Sound-Card";
  149. #address-cells = <1>;
  150. #size-cells = <0>;
  151. status = "disabled";
  152. };
  153. dummy_codec: dummy_codec {
  154. #sound-dai-cells = <1>;
  155. compatible = "linux,bt-sco";
  156. status = "okay";
  157. };
  158. reg_vref_1v8: regulator-adc-verf {
  159. compatible = "regulator-fixed";
  160. regulator-name = "vref-1v8";
  161. regulator-min-microvolt = <1800000>;
  162. regulator-max-microvolt = <1800000>;
  163. status = "okay";
  164. };
  165. reg_tp_pwr_en: regulator-pwr-en {
  166. compatible = "regulator-fixed";
  167. regulator-name = "PWR_EN";
  168. regulator-min-microvolt = <2800000>;
  169. regulator-max-microvolt = <2800000>;
  170. gpio = <&gpio1_porta 12 1>;
  171. enable-active-high;
  172. regulator-always-on;
  173. };
  174. wcn_wifi: wireless-wlan {
  175. compatible = "wlan-platdata";
  176. clock-names = "clk_wifi";
  177. ref-clock-frequency = <24000000>;
  178. keep_wifi_power_on;
  179. pinctrl-names = "default";
  180. wifi_chip_type = "rtl8723ds";
  181. WIFI,poweren_gpio = <&gpio2_porta 29 0>;
  182. WIFI,reset_n = <&gpio2_porta 22 0>;
  183. status = "okay";
  184. };
  185. wcn_bt: wireless-bluetooth {
  186. compatible = "bluetooth-platdata";
  187. pinctrl-names = "default", "rts_gpio";
  188. BT,power_gpio = <&gpio2_porta 29 0>;
  189. status = "okay";
  190. };
  191. gpio-keys {
  192. compatible = "gpio-keys";
  193. pinctrl-0 = <&pinctrl_volume>;
  194. pinctrl-names = "default";
  195. key-volumedown {
  196. label = "Volume Down Key";
  197. linux,code = <KEY_VOLUMEDOWN>;
  198. debounce-interval = <1>;
  199. gpios = <&gpio1_porta 19 0x1>;
  200. };
  201. key-volumeup {
  202. label = "Volume Up Key";
  203. linux,code = <KEY_VOLUMEUP>;
  204. debounce-interval = <1>;
  205. gpios = <&gpio2_porta 25 0x1>;
  206. };
  207. };
  208. aon: aon {
  209. compatible = "thead,light-aon";
  210. mbox-names = "aon";
  211. mboxes = <&mbox_910t 1 0>;
  212. status = "okay";
  213. pd: light-aon-pd {
  214. compatible = "thead,light-aon-pd";
  215. #power-domain-cells = <1>;
  216. };
  217. soc_aud_3v3_en_reg: soc_aud_3v3_en {
  218. compatible = "regulator-fixed";
  219. regulator-name = "soc_aud_3v3_en";
  220. regulator-min-microvolt = <3300000>;
  221. regulator-max-microvolt = <3300000>;
  222. gpio = <&ao_gpio_porta 7 1>;
  223. enable-active-high;
  224. regulator-always-on;
  225. };
  226. soc_aud_1v8_en_reg: soc_aud_1v8_en {
  227. compatible = "regulator-fixed";
  228. regulator-name = "soc_aud_1v8_en";
  229. regulator-min-microvolt = <1800000>;
  230. regulator-max-microvolt = <1800000>;
  231. gpio = <&ao_gpio_porta 8 1>;
  232. enable-active-high;
  233. regulator-always-on;
  234. };
  235. soc_vdd_3v3_en_reg: soc_vdd_3v3_en {
  236. compatible = "regulator-fixed";
  237. regulator-name = "soc_vdd_3v3_en";
  238. regulator-min-microvolt = <3300000>;
  239. regulator-max-microvolt = <3300000>;
  240. gpio = <&gpio0_porta 30 1>;
  241. enable-active-high;
  242. regulator-always-on;
  243. };
  244. soc_lcd0_bias_en_reg: soc_lcd0_bias_en {
  245. compatible = "regulator-fixed";
  246. regulator-name = "soc_lcd0_bias_en";
  247. regulator-min-microvolt = <5700000>;
  248. regulator-max-microvolt = <5700000>;
  249. gpio = <&gpio1_porta 10 1>;
  250. enable-active-high;
  251. };
  252. soc_vdd18_lcd0_en_reg: soc_lcd0_en {
  253. compatible = "regulator-fixed";
  254. regulator-name = "soc_lcd0_en";
  255. regulator-min-microvolt = <1800000>;
  256. regulator-max-microvolt = <1800000>;
  257. gpio = <&gpio1_porta 9 1>;
  258. enable-active-high;
  259. };
  260. soc_vdd5v_se_en_reg: soc_vdd5v_se_en {
  261. compatible = "regulator-fixed";
  262. regulator-name = "soc_vdd5v_se_en";
  263. regulator-min-microvolt = <5000000>;
  264. regulator-max-microvolt = <5000000>;
  265. gpio = <&gpio2_porta 14 1>;
  266. enable-active-high;
  267. regulator-always-on;
  268. };
  269. soc_wcn33_en_reg: soc_wcn33_en {
  270. compatible = "regulator-fixed";
  271. regulator-name = "soc_wcn33_en";
  272. regulator-min-microvolt = <3300000>;
  273. regulator-max-microvolt = <3300000>;
  274. gpio = <&gpio2_porta 29 1>;
  275. enable-active-high;
  276. regulator-always-on;
  277. };
  278. soc_vbus_en_reg: soc_vbus_en {
  279. compatible = "regulator-fixed";
  280. regulator-name = "soc_vbus_en";
  281. regulator-min-microvolt = <3300000>;
  282. regulator-max-microvolt = <3300000>;
  283. gpio = <&gpio2_porta 28 1>;
  284. enable-active-high;
  285. regulator-always-on;
  286. };
  287. soc_avdd28_rgb_reg: soc_avdd28_rgb {
  288. compatible = "regulator-fixed";
  289. regulator-name = "soc_avdd28_rgb";
  290. regulator-min-microvolt = <2800000>;
  291. regulator-max-microvolt = <2800000>;
  292. gpio = <&gpio1_porta 15 1>;
  293. enable-active-high;
  294. };
  295. soc_dovdd18_rgb_reg: soc_dovdd18_rgb {
  296. compatible = "regulator-fixed";
  297. regulator-name = "soc_dovdd18_rgb";
  298. regulator-min-microvolt = <2800000>;
  299. regulator-max-microvolt = <2800000>;
  300. gpio = <&gpio1_porta 13 1>;
  301. enable-active-high;
  302. };
  303. soc_dvdd12_rgb_reg: soc_dvdd12_rgb {
  304. compatible = "regulator-fixed";
  305. regulator-name = "soc_dvdd12_rgb";
  306. regulator-min-microvolt = <2800000>;
  307. regulator-max-microvolt = <2800000>;
  308. gpio = <&gpio1_porta 14 1>;
  309. enable-active-high;
  310. };
  311. soc_avdd25_ir_reg: soc_avdd25_ir {
  312. compatible = "regulator-fixed";
  313. regulator-name = "soc_avdd25_ir";
  314. regulator-min-microvolt = <2500000>;
  315. regulator-max-microvolt = <2500000>;
  316. gpio = <&gpio0_porta 28 1>;
  317. enable-active-high;
  318. };
  319. soc_dovdd18_ir_reg: soc_dovdd18_ir {
  320. compatible = "regulator-fixed";
  321. regulator-name = "soc_dovdd18_ir";
  322. regulator-min-microvolt = <1800000>;
  323. regulator-max-microvolt = <1800000>;
  324. gpio = <&gpio1_porta 13 1>;
  325. enable-active-high;
  326. };
  327. soc_dvdd12_ir_reg: soc_dvdd12_ir {
  328. compatible = "regulator-fixed";
  329. regulator-name = "soc_dvdd12_ir";
  330. regulator-min-microvolt = <1200000>;
  331. regulator-max-microvolt = <1200000>;
  332. gpio = <&gpio0_porta 29 1>;
  333. enable-active-high;
  334. };
  335. aon_reg_dialog: light-dialog-reg {
  336. compatible = "thead,light-dialog-pmic-ant";
  337. status = "okay";
  338. dvdd_cpu_reg: appcpu_dvdd {
  339. regulator-name = "appcpu_dvdd";
  340. regulator-min-microvolt = <300000>;
  341. regulator-max-microvolt = <1570000>;
  342. regulator-boot-on;
  343. regulator-always-on;
  344. };
  345. dvddm_cpu_reg: appcpu_dvddm {
  346. regulator-name = "appcpu_dvddm";
  347. regulator-min-microvolt = <300000>;
  348. regulator-max-microvolt = <1570000>;
  349. regulator-boot-on;
  350. regulator-always-on;
  351. };
  352. soc_dvdd18_aon_reg: soc_dvdd18_aon {
  353. regulator-name = "soc_dvdd18_aon";
  354. regulator-boot-on;
  355. regulator-always-on;
  356. };
  357. soc_avdd33_usb3_reg: soc_avdd33_usb3 {
  358. regulator-name = "soc_avdd33_usb3";
  359. regulator-boot-on;
  360. regulator-always-on;
  361. };
  362. soc_dvdd08_aon_reg: soc_dvdd08_aon {
  363. regulator-name = "soc_dvdd08_aon";
  364. regulator-boot-on;
  365. regulator-always-on;
  366. };
  367. soc_dvdd08_ddr_reg: soc_dvdd08_ddr {
  368. regulator-name = "soc_dvdd08_ddr";
  369. regulator-boot-on;
  370. regulator-always-on;
  371. };
  372. soc_vdd_ddr_1v8_reg: soc_vdd_ddr_1v8 {
  373. regulator-name = "soc_vdd_ddr_1v8";
  374. regulator-boot-on;
  375. regulator-always-on;
  376. };
  377. soc_vdd_ddr_1v1_reg: soc_vdd_ddr_1v1 {
  378. regulator-name = "soc_vdd_ddr_1v1";
  379. regulator-boot-on;
  380. regulator-always-on;
  381. };
  382. soc_vdd_ddr_0v6_reg: soc_vdd_ddr_0v6 {
  383. regulator-name = "soc_vdd_ddr_0v6";
  384. regulator-boot-on;
  385. regulator-always-on;
  386. };
  387. soc_dvdd18_ap_reg: soc_dvdd18_ap {
  388. regulator-name = "soc_dvdd18_ap";
  389. regulator-boot-on;
  390. regulator-always-on;
  391. };
  392. soc_avdd08_mipi_hdmi_reg: soc_avdd08_mipi_hdmi {
  393. regulator-name = "soc_avdd08_mipi_hdmi";
  394. regulator-boot-on;
  395. regulator-always-on;
  396. };
  397. soc_avdd18_mipi_hdmi_reg: soc_avdd18_mipi_hdmi {
  398. regulator-name = "soc_avdd18_mipi_hdmi";
  399. regulator-boot-on;
  400. regulator-always-on;
  401. };
  402. soc_vdd33_emmc_reg: soc_vdd33_emmc {
  403. regulator-name = "soc_vdd33_emmc";
  404. regulator-boot-on;
  405. regulator-always-on;
  406. };
  407. soc_vdd18_emmc_reg: soc_vdd18_emmc {
  408. regulator-name = "soc_vdd18_emmc";
  409. regulator-boot-on;
  410. regulator-always-on;
  411. };
  412. soc_dovdd18_scan_reg: soc_dovdd18_scan {
  413. regulator-name = "soc_dovdd18_scan";
  414. regulator-min-microvolt = <900000>;
  415. regulator-max-microvolt = <3600000>;
  416. };
  417. soc_dvdd12_scan_reg: soc_dvdd12_scan {
  418. regulator-name = "soc_dvdd12_scan";
  419. regulator-min-microvolt = <900000>;
  420. regulator-max-microvolt = <3600000>;
  421. };
  422. soc_avdd28_scan_en_reg: soc_avdd28_scan_en {
  423. regulator-name = "soc_avdd28_scan_en";
  424. regulator-min-microvolt = <900000>;
  425. regulator-max-microvolt = <3600000>;
  426. };
  427. };
  428. c910_cpufreq {
  429. compatible = "thead,light-mpw-cpufreq";
  430. status = "okay";
  431. };
  432. test: light-aon-test {
  433. compatible = "thead,light-aon-test";
  434. };
  435. };
  436. };
  437. &resmem {
  438. #address-cells = <2>;
  439. #size-cells = <2>;
  440. ranges;
  441. tee_mem: memory@1c000000 {
  442. reg = <0x0 0x1c000000 0 0x2000000>;
  443. no-map;
  444. };
  445. dsp0_mem: memory@20000000 { /**0x2000_0000~0x2040_0000 4M**/
  446. reg = <0x0 0x20000000 0x0 0x00280000 /* DSP FW code&data section 2.5M*/
  447. 0x0 0x20280000 0x0 0x00001000 /* DSP communication area 4K*/
  448. 0x0 0x20281000 0x0 0x00007000 /* Panic/log page 28K */
  449. 0x0 0x20288000 0x0 0x00178000>; /* DSP shared memory 1.5M-32K*/
  450. no-map;
  451. };
  452. dsp1_mem: memory@20400000 { /**0x2040_0000~0x2080_0000 4M**/
  453. reg = <0x0 0x20400000 0x0 0x00280000 /* DSP FW code&data section */
  454. 0x0 0x20680000 0x0 0x00001000 /* DSP communication area */
  455. 0x0 0x20681000 0x0 0x00007000 /* Panic/log page*/
  456. 0x0 0x20688000 0x0 0x00178000>; /* DSP shared memory */
  457. no-map;
  458. };
  459. vi_mem: framebuffer@10000000 {
  460. reg = <0x0 0x10000000 0x0 0x02C00000 /* vi_mem_pool_region[0] 44 MB (default) */
  461. 0x0 0x12C00000 0x0 0x01D00000 /* vi_mem_pool_region[1] 29 MB */
  462. 0x0 0x14900000 0x0 0x01E00000>; /* vi_mem_pool_region[2] 30 MB */
  463. no-map;
  464. };
  465. facelib_mem: memory@17000000 {
  466. reg = <0x0 0x17000000 0 0x02000000>;
  467. no-map;
  468. };
  469. };
  470. &adc {
  471. vref-supply = <&reg_vref_1v8>;
  472. #io-channel-cells = <1>;
  473. status = "okay";
  474. };
  475. &i2c0 {
  476. clock-frequency = <100000>;
  477. status = "okay";
  478. touch@5d {
  479. #gpio-cells = <2>;
  480. compatible = "goodix,gt911";
  481. reg = <0x5d>;
  482. interrupt-parent = <&gpio1_porta>;
  483. interrupts = <8 0>;
  484. irq-gpios = <&gpio1_porta 8 0>;
  485. reset-gpios = <&gpio1_porta 7 0>;
  486. AVDD28-supply = <&reg_tp_pwr_en>;
  487. touchscreen-size-x = <800>;
  488. touchscreen-size-y = <1280>;
  489. };
  490. };
  491. &audio_i2c0 {
  492. clock-frequency = <100000>;
  493. status = "okay";
  494. es8156_audio_codec: es8156@8 {
  495. #sound-dai-cells = <0>;
  496. compatible = "everest,es8156";
  497. reg = <0x08>;
  498. };
  499. es7210_audio_codec: es7210@40 {
  500. #sound-dai-cells = <0>;
  501. compatible = "MicArray_0";
  502. reg = <0x40>;
  503. };
  504. audio_aw87519_pa@58 {
  505. compatible = "awinic,aw87519_pa";
  506. reg = <0x58>;
  507. reset-gpio = <&ao_gpio4_porta 9 0x1>;
  508. status = "okay";
  509. };
  510. };
  511. &i2c1 {
  512. clock-frequency = <100000>;
  513. status = "okay";
  514. };
  515. &spi0 {
  516. num-cs = <1>;
  517. cs-gpios = <&gpio2_porta 15 0>; // GPIO_ACTIVE_HIGH: 0
  518. rx-sample-delay-ns = <10>;
  519. status = "disabled";
  520. spi_norflash@0 {
  521. #address-cells = <1>;
  522. #size-cells = <1>;
  523. compatible = "winbond,w25q64jwm", "jedec,spi-nor";
  524. reg = <0>;
  525. spi-max-frequency = <50000000>;
  526. w25q,fast-read;
  527. };
  528. spidev@1 {
  529. compatible = "spidev";
  530. #address-cells = <0x1>;
  531. #size-cells = <0x1>;
  532. reg = <0x1>;
  533. spi-max-frequency = <50000000>;
  534. };
  535. };
  536. &uart0 {
  537. clock-frequency = <100000000>;
  538. };
  539. &qspi0 {
  540. num-cs = <1>;
  541. cs-gpios = <&gpio2_porta 3 0>;
  542. rx-sample-dly = <4>;
  543. status = "disabled";
  544. spi-flash@0 {
  545. #address-cells = <1>;
  546. #size-cells = <1>;
  547. compatible = "spi-nand";
  548. spi-max-frequency = <100000000>;
  549. spi-tx-bus-width = <4>;
  550. spi-rx-bus-width = <4>;
  551. reg = <0>;
  552. partition@0 {
  553. label = "ubi1";
  554. reg = <0x00000000 0x08000000>;
  555. };
  556. };
  557. };
  558. &qspi1 {
  559. compatible = "snps,dw-apb-ssi";
  560. num-cs = <1>;
  561. cs-gpios = <&gpio0_porta 1 0>;
  562. status = "okay";
  563. spidev@0 {
  564. compatible = "spidev";
  565. #address-cells = <0x1>;
  566. #size-cells = <0x1>;
  567. reg = <0x0>;
  568. spi-max-frequency = <50000000>;
  569. };
  570. };
  571. &gmac0 {
  572. phy-mode = "rgmii-id";
  573. rx-clk-delay = <0x00>; /* for RGMII */
  574. tx-clk-delay = <0x00>; /* for RGMII */
  575. phy-handle = <&phy_88E1111_0>;
  576. status = "okay";
  577. mdio0 {
  578. #address-cells = <1>;
  579. #size-cells = <0>;
  580. compatible = "snps,dwmac-mdio";
  581. phy_88E1111_0: ethernet-phy@0 {
  582. reg = <0x1>;
  583. };
  584. phy_88E1111_1: ethernet-phy@1 {
  585. reg = <0x2>;
  586. };
  587. };
  588. };
  589. &gmac1 {
  590. phy-mode = "rgmii-id";
  591. rx-clk-delay = <0x00>; /* for RGMII */
  592. tx-clk-delay = <0x00>; /* for RGMII */
  593. phy-handle = <&phy_88E1111_1>;
  594. status = "disabled";
  595. };
  596. &emmc {
  597. max-frequency = <198000000>;
  598. non-removable;
  599. mmc-hs400-1_8v;
  600. io_fixed_1v8;
  601. is_emmc;
  602. no-sdio;
  603. no-sd;
  604. pull_up;
  605. bus-width = <8>;
  606. status = "okay";
  607. };
  608. &sdhci0 {
  609. max-frequency = <198000000>;
  610. bus-width = <4>;
  611. pull_up;
  612. wprtn_ignore;
  613. status = "okay";
  614. };
  615. &sdhci1 {
  616. max-frequency = <100000000>;
  617. bus-width = <4>;
  618. pull_up;
  619. no-sd;
  620. no-mmc;
  621. non-removable;
  622. io_fixed_1v8;
  623. post-power-on-delay-ms = <50>;
  624. wprtn_ignore;
  625. cap-sd-highspeed;
  626. keep-power-in-suspend;
  627. wakeup-source;
  628. status = "okay";
  629. };
  630. &padctrl0_apsys { /* right-pinctrl */
  631. light-evb-padctrl0 {
  632. /*
  633. * Pin Configuration Node:
  634. * Format: <pin_id mux_node config>
  635. */
  636. pinctrl_uart0: uart0grp {
  637. thead,pins = <
  638. FM_UART0_TXD 0x0 0x72
  639. FM_UART0_RXD 0x0 0x72
  640. >;
  641. };
  642. pinctrl_spi0: spi0grp {
  643. thead,pins = <
  644. FM_SPI_CSN 0x3 0x20a
  645. FM_SPI_SCLK 0x0 0x20a
  646. FM_SPI_MISO 0x0 0x23a
  647. FM_SPI_MOSI 0x0 0x23a
  648. >;
  649. };
  650. pinctrl_qspi0: qspi0grp {
  651. thead,pins = <
  652. FM_QSPI0_SCLK 0x0 0x20f
  653. FM_QSPI0_CSN0 0x3 0x20f
  654. FM_QSPI0_CSN1 0x0 0x20f
  655. FM_QSPI0_D0_MOSI 0x0 0x23f
  656. FM_QSPI0_D1_MISO 0x0 0x23f
  657. FM_QSPI0_D2_WP 0x0 0x23f
  658. FM_QSPI0_D3_HOLD 0x0 0x23f
  659. >;
  660. };
  661. pinctrl_audio_i2s0: i2s0grp {
  662. thead,pins = <
  663. FM_QSPI0_SCLK 0x2 0x208
  664. FM_QSPI0_CSN0 0x2 0x238
  665. FM_QSPI0_CSN1 0x2 0x208
  666. FM_QSPI0_D0_MOSI 0x2 0x238
  667. FM_QSPI0_D1_MISO 0x2 0x238
  668. FM_QSPI0_D2_WP 0x2 0x238
  669. FM_QSPI0_D3_HOLD 0x2 0x238
  670. >;
  671. };
  672. pinctrl_pwm: pwmgrp {
  673. thead,pins = <
  674. FM_GPIO3_2 0x1 0x208 /* pwm0 */
  675. >;
  676. };
  677. };
  678. };
  679. &padctrl1_apsys { /* left-pinctrl */
  680. light-evb-padctrl1 {
  681. /*
  682. * Pin Configuration Node:
  683. * Format: <pin_id mux_node config>
  684. */
  685. pinctrl_uart3: uart3grp {
  686. thead,pins = <
  687. FM_UART3_TXD 0x0 0x72
  688. FM_UART3_RXD 0x0 0x72
  689. >;
  690. };
  691. pinctrl_uart4: uart4grp {
  692. thead,pins = <
  693. FM_UART4_TXD 0x0 0x72
  694. FM_UART4_RXD 0x0 0x72
  695. FM_UART4_CTSN 0x0 0x72
  696. FM_UART4_RTSN 0x0 0x72
  697. >;
  698. };
  699. pinctrl_qspi1: qspi1grp {
  700. thead,pins = <
  701. FM_QSPI1_SCLK 0x0 0x20a
  702. FM_QSPI1_CSN0 0x3 0x20a
  703. FM_QSPI1_D0_MOSI 0x0 0x23a
  704. FM_QSPI1_D1_MISO 0x0 0x23a
  705. >;
  706. };
  707. pinctrl_iso7816: iso7816grp {
  708. thead,pins = <
  709. FM_QSPI1_SCLK 0x1 0x208
  710. FM_QSPI1_D0_MOSI 0x1 0x238
  711. FM_QSPI1_D1_MISO 0x1 0x238
  712. FM_QSPI1_D2_WP 0x1 0x238
  713. FM_QSPI1_D3_HOLD 0x1 0x238
  714. >;
  715. };
  716. pinctrl_volume: volume_grp {
  717. thead,pins = <
  718. FM_CLK_OUT_2 0x3 0x208
  719. >;
  720. };
  721. };
  722. };
  723. &padctrl_aosys {
  724. light-aon-padctrl {
  725. /*
  726. * Pin Configuration Node:
  727. * Format: <pin_id mux_node config>
  728. */
  729. pinctrl_audiopa1: audiopa1_grp {
  730. thead,pins = <
  731. FM_AUDIO_PA1 0x3 0x72
  732. >;
  733. };
  734. pinctrl_audiopa2: audiopa2_grp {
  735. thead,pins = <
  736. FM_AUDIO_PA2 0x0 0x72
  737. >;
  738. };
  739. };
  740. };
  741. &i2c0 {
  742. clock-frequency = <400000>;
  743. status = "okay";
  744. };
  745. &i2c1 {
  746. clock-frequency = <400000>;
  747. status = "okay";
  748. };
  749. &i2c2 {
  750. clock-frequency = <400000>;
  751. status = "okay";
  752. };
  753. &i2c3 {
  754. clock-frequency = <400000>;
  755. status = "okay";
  756. };
  757. &i2c4 {
  758. clock-frequency = <400000>;
  759. status = "okay";
  760. };
  761. &isp0 {
  762. status = "okay";
  763. };
  764. &isp1 {
  765. status = "okay";
  766. };
  767. &isp_ry0 {
  768. status = "okay";
  769. };
  770. &dewarp {
  771. status = "okay";
  772. };
  773. &dec400_isp0 {
  774. status = "okay";
  775. };
  776. &dec400_isp1 {
  777. status = "okay";
  778. };
  779. &dec400_isp2 {
  780. status = "okay";
  781. };
  782. &bm_visys {
  783. status = "okay";
  784. };
  785. &bm_csi0 {
  786. status = "okay";
  787. };
  788. &bm_csi1 {
  789. status = "okay";
  790. };
  791. &bm_csi2 {
  792. status = "okay";
  793. };
  794. &vi_pre {
  795. //vi_pre_irq_en = <1>;
  796. status = "okay";
  797. };
  798. &xtensa_dsp {
  799. status = "okay";
  800. };
  801. &xtensa_dsp0 {
  802. status = "okay";
  803. memory-region = <&dsp0_mem>;
  804. };
  805. &xtensa_dsp1 {
  806. status = "okay";
  807. memory-region = <&dsp1_mem>;
  808. };
  809. &vvcam_flash_led0{
  810. flash_led_name = "aw36413_aw36515";
  811. floodlight_i2c_bus = /bits/ 8 <2>;
  812. floodlight_en_pin = <&gpio1_porta 26 0>;
  813. projection_i2c_bus = /bits/ 8 <1>;
  814. flash_led_touch_pin = <&gpio1_porta 27 0>; //flash led touch pin
  815. io-channels = <&adc 2>;
  816. io-channel-names = "projection_adc";
  817. status = "okay";
  818. };
  819. &vvcam_sensor0 {
  820. sensor_name = "SC2310";
  821. sensor_regulators = "DOVDD18_RGB", "DVDD12_RGB", "AVDD28_RGB";
  822. sensor_regulator_timing_us = <70 50 20>;
  823. sensor_pdn = <&gpio1_porta 21 0>; //powerdown pin / shutdown pin
  824. sensor_rst = <&gpio1_porta 16 0>;
  825. sensor_pdn_delay_us = <4000>; //powerdown pin / shutdown pin actived till I2C ready
  826. DOVDD18_RGB-supply = <&soc_dovdd18_rgb_reg>;
  827. DVDD12_RGB-supply = <&soc_dvdd12_rgb_reg>;
  828. AVDD28_RGB-supply = <&soc_avdd28_rgb_reg>;
  829. i2c_reg_width = /bits/ 8 <2>;
  830. i2c_data_width = /bits/ 8 <1>;
  831. i2c_addr = /bits/ 8 <0x30>;
  832. i2c_bus = /bits/ 8 <3>;
  833. status = "okay";
  834. };
  835. &vvcam_sensor1 {
  836. sensor_name = "SC132GS";
  837. sensor_regulators = "DOVDD18_IR", "DVDD12_IR", "AVDD25_IR";
  838. sensor_regulator_timing_us = <70 1000 2000>;
  839. i2c_addr = /bits/ 8 <0x31>;
  840. sensor_pdn = <&gpio1_porta 28 0>; //powerdown pin / shutdown pin
  841. sensor_rst = <&gpio1_porta 24 0>;
  842. sensor_pdn_delay_us = <2000>; //powerdown pin / shutdown pin actived till I2C ready
  843. DOVDD18_IR-supply = <&soc_dovdd18_ir_reg>;
  844. DVDD12_IR-supply = <&soc_dvdd12_ir_reg>;
  845. AVDD25_IR-supply = <&soc_avdd25_ir_reg>;
  846. i2c_reg_width = /bits/ 8 <2>;
  847. i2c_data_width = /bits/ 8 <1>;
  848. i2c_bus = /bits/ 8 <2>;
  849. status = "okay";
  850. };
  851. &vvcam_sensor2 {
  852. sensor_name = "GC5035";
  853. sensor_regulators = "DOVDD18_SCAN", "DVDD12_SCAN", "AVDD28_SCAN";
  854. sensor_regulator_voltage_uV = <1800000 1200000 2800000>;
  855. sensor_regulator_timing_us = <100 50 0>;
  856. sensor_pdn = <&gpio1_porta 30 0>; //powerdown pin / shutdown pin
  857. sensor_rst = <&gpio1_porta 29 0>;
  858. sensor_pdn_delay_us = <1000>; //powerdown pin / shutdown pin actived till I2C ready
  859. DOVDD18_SCAN-supply = <&soc_dovdd18_scan_reg>;
  860. DVDD12_SCAN-supply = <&soc_dvdd12_scan_reg>;
  861. AVDD28_SCAN-supply = <&soc_avdd28_scan_en_reg>;
  862. i2c_addr = /bits/ 8 <0x37>;
  863. i2c_bus = /bits/ 8 <4>;
  864. i2c_reg_width = /bits/ 8 <1>;
  865. i2c_data_width = /bits/ 8 <1>;
  866. status = "okay";
  867. };
  868. &vvcam_sensor3 {
  869. sensor_name = "GC02M1B";
  870. sensor_regulators = "DOVDD18_SCAN", "DVDD12_SCAN", "AVDD28_SCAN";
  871. sensor_regulator_voltage_uV = <1800000 1800000 2800000>;
  872. sensor_regulator_timing_us = <100 50 0>;
  873. sensor_pdn = <&gpio1_porta 30 0>; //powerdown pin / shutdown pin
  874. sensor_rst = <&gpio1_porta 29 0>;
  875. sensor_pdn_delay_us = <1000>; //powerdown pin / shutdown pin actived till I2C ready
  876. DOVDD18_SCAN-supply = <&soc_dovdd18_scan_reg>;
  877. DVDD12_SCAN-supply = <&soc_dvdd12_scan_reg>;
  878. AVDD28_SCAN-supply = <&soc_avdd28_scan_en_reg>;
  879. i2c_addr = /bits/ 8 <0x37>;
  880. i2c_bus = /bits/ 8 <4>;
  881. i2c_reg_width = /bits/ 8 <1>;
  882. i2c_data_width = /bits/ 8 <1>;
  883. status = "okay";
  884. };
  885. &video0{
  886. vi_mem_pool_region = <2>; // vi_mem: framebuffer, region[2]
  887. channel0 {
  888. sensor0 {
  889. subdev_name = "vivcam";
  890. idx = <2>; //<2>=vivcam2 : gc5035
  891. csi_idx = <0>; //<0>=CSI2
  892. mode_idx = <3>;
  893. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  894. };
  895. sensor1 {
  896. subdev_name = "vivcam";
  897. idx = <3>; //<3>=vivcam3 : gc02m1b
  898. csi_idx = <0>; //<0>=CSI2
  899. mode_idx = <0>;
  900. path_type = "SENSOR_1600x1200_RAW10_LINER";
  901. };
  902. dma {
  903. path_type = "VIPRE_CSI0_ISP0";
  904. };
  905. isp {
  906. subdev_name = "isp";
  907. idx = <0>;
  908. path_type = "ISP_MI_PATH_MP";
  909. output {
  910. max_width = <1920>;
  911. max_height = <1088>;
  912. bit_per_pixel = <12>;
  913. frame_count = <3>;
  914. };
  915. };
  916. };
  917. channel1 {
  918. sensor0 {
  919. subdev_name = "vivcam";
  920. idx = <2>; //<2>=vivcam2 : gc5035
  921. csi_idx = <0>; //<0>=CSI2
  922. mode_idx = <3>;
  923. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  924. };
  925. sensor1 {
  926. subdev_name = "vivcam";
  927. idx = <3>; //<3>=vivcam3 : gc02m1b
  928. csi_idx = <0>; //<0>=CSI2
  929. mode_idx = <0>;
  930. path_type = "SENSOR_1600x1200_RAW10_LINER";
  931. };
  932. dma {
  933. path_type = "VIPRE_CSI0_ISP0";
  934. };
  935. isp {
  936. subdev_name = "isp";
  937. idx = <0>;
  938. path_type = "ISP_MI_PATH_SP";
  939. output {
  940. max_width = <1920>;
  941. max_height = <1088>;
  942. bit_per_pixel = <12>;
  943. frame_count = <3>;
  944. };
  945. };
  946. };
  947. channel2 {
  948. sensor0 {
  949. subdev_name = "vivcam";
  950. idx = <2>; //<2>=vivcam2 : gc5035
  951. csi_idx = <0>; //<0>=CSI2
  952. mode_idx = <3>;
  953. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  954. };
  955. sensor1 {
  956. subdev_name = "vivcam";
  957. idx = <3>; //<3>=vivcam3 : gc02m1b
  958. csi_idx = <0>; //<0>=CSI2
  959. mode_idx = <0>;
  960. path_type = "SENSOR_1600x1200_RAW10_LINER";
  961. };
  962. dma {
  963. path_type = "VIPRE_CSI0_ISP0";
  964. };
  965. isp {
  966. subdev_name = "isp";
  967. idx = <0>;
  968. path_type = "ISP_MI_PATH_SP2_BP";
  969. output {
  970. max_width = <1920>;
  971. max_height = <1088>;
  972. bit_per_pixel = <12>;
  973. frame_count = <3>;
  974. };
  975. };
  976. };
  977. };
  978. &video1{
  979. vi_mem_pool_region = <2>; // vi_mem: framebuffer, region[2]
  980. channel0 {
  981. sensor0 {
  982. subdev_name = "vivcam";
  983. idx = <2>; //<2>=vivcam2 : gc5035
  984. csi_idx = <0>; //<0>=CSI2
  985. mode_idx = <3>;
  986. path_type = "SENSOR_1296x972_RAW10_LINER";
  987. };
  988. sensor1 {
  989. subdev_name = "vivcam";
  990. idx = <3>; //<3>=vivcam3 : gc02m1b
  991. csi_idx = <0>; //<0>=CSI2
  992. mode_idx = <0>;
  993. path_type = "SENSOR_1600x1200_RAW10_LINER";
  994. };
  995. dma {
  996. path_type = "VIPRE_CSI0_ISP0";
  997. };
  998. isp {
  999. subdev_name = "isp";
  1000. idx = <0>;
  1001. path_type = "ISP_MI_PATH_MP";
  1002. output {
  1003. max_width = <1920>;
  1004. max_height = <1088>;
  1005. bit_per_pixel = <12>;
  1006. frame_count = <3>;
  1007. };
  1008. };
  1009. dw {
  1010. subdev_name = "dw";
  1011. idx = <0>;
  1012. path_type = "DW_DWE_VSE0";
  1013. dw_dst_depth = <2>;
  1014. };
  1015. };
  1016. channel1 {
  1017. sensor0 {
  1018. subdev_name = "vivcam";
  1019. idx = <2>; //<2>=vivcam2 : gc5035
  1020. csi_idx = <0>; //<0>=CSI2
  1021. mode_idx = <3>;
  1022. path_type = "SENSOR_1296x972_RAW10_LINER";
  1023. };
  1024. sensor1 {
  1025. subdev_name = "vivcam";
  1026. idx = <3>; //<3>=vivcam3 : gc02m1b
  1027. csi_idx = <0>; //<0>=CSI2
  1028. mode_idx = <0>;
  1029. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1030. };
  1031. dma {
  1032. path_type = "VIPRE_CSI0_ISP0";
  1033. };
  1034. isp {
  1035. subdev_name = "isp";
  1036. idx = <0>;
  1037. path_type = "ISP_MI_PATH_MP";
  1038. output {
  1039. max_width = <1920>;
  1040. max_height = <1088>;
  1041. bit_per_pixel = <12>;
  1042. frame_count = <3>;
  1043. };
  1044. };
  1045. dw {
  1046. subdev_name = "dw";
  1047. idx = <0>;
  1048. path_type = "DW_DWE_VSE1";
  1049. dw_dst_depth = <2>;
  1050. };
  1051. };
  1052. channel2 {
  1053. sensor0 {
  1054. subdev_name = "vivcam";
  1055. idx = <2>; //<2>=vivcam2 : gc5035
  1056. csi_idx = <0>; //<0>=CSI2
  1057. mode_idx = <3>;
  1058. path_type = "SENSOR_1296x972_RAW10_LINER";
  1059. };
  1060. sensor1 {
  1061. subdev_name = "vivcam";
  1062. idx = <3>; //<3>=vivcam3 : gc02m1b
  1063. csi_idx = <0>; //<0>=CSI2
  1064. mode_idx = <0>;
  1065. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1066. };
  1067. dma {
  1068. path_type = "VIPRE_CSI0_ISP0";
  1069. };
  1070. isp {
  1071. subdev_name = "isp";
  1072. idx = <0>;
  1073. path_type = "ISP_MI_PATH_MP";
  1074. output {
  1075. max_width = <1920>;
  1076. max_height = <1088>;
  1077. bit_per_pixel = <12>;
  1078. frame_count = <3>;
  1079. };
  1080. };
  1081. dw {
  1082. subdev_name = "dw";
  1083. idx = <0>;
  1084. path_type = "DW_DWE_VSE2";
  1085. dw_dst_depth = <2>;
  1086. };
  1087. };
  1088. };
  1089. &video2{
  1090. vi_mem_pool_region = <0>; // vi_mem: framebuffer, region[0]
  1091. channel0 {
  1092. sensor0 {
  1093. subdev_name = "vivcam";
  1094. idx = <0>; //vivcam0 sc2310
  1095. csi_idx = <1>; //<1>=CSI2_B
  1096. mode_idx = <1>;
  1097. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1098. };
  1099. dma {
  1100. path_type = "VIPRE_CSI1_ISP1";
  1101. };
  1102. isp {
  1103. subdev_name = "isp";
  1104. idx = <1>;
  1105. path_type = "ISP_MI_PATH_MP";
  1106. output {
  1107. max_width = <1920>;
  1108. max_height = <1088>;
  1109. bit_per_pixel = <12>;
  1110. frame_count = <3>;
  1111. };
  1112. };
  1113. };
  1114. channel1 {
  1115. sensor0 {
  1116. subdev_name = "vivcam";
  1117. idx = <0>; //vivcam0 sc2310
  1118. csi_idx = <1>; //<1>=CSI2_B
  1119. mode_idx = <1>;
  1120. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1121. };
  1122. dma {
  1123. path_type = "VIPRE_CSI1_ISP1";
  1124. };
  1125. isp {
  1126. subdev_name = "isp";
  1127. idx = <1>;
  1128. path_type = "ISP_MI_PATH_SP";
  1129. output {
  1130. max_width = <1920>;
  1131. max_height = <1088>;
  1132. bit_per_pixel = <12>;
  1133. frame_count = <3>;
  1134. };
  1135. };
  1136. };
  1137. channel2 {
  1138. sensor0 {
  1139. subdev_name = "vivcam";
  1140. idx = <0>; //vivcam0 sc2310
  1141. csi_idx = <1>; //<1>=CSI2_B
  1142. mode_idx = <1>;
  1143. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1144. };
  1145. dma {
  1146. path_type = "VIPRE_CSI1_ISP1";
  1147. };
  1148. isp {
  1149. subdev_name = "isp";
  1150. idx = <1>;
  1151. path_type = "ISP_MI_PATH_SP2_BP";
  1152. output {
  1153. max_width = <1920>;
  1154. max_height = <1088>;
  1155. bit_per_pixel = <12>;
  1156. frame_count = <3>;
  1157. };
  1158. };
  1159. };
  1160. };
  1161. &video3{
  1162. vi_mem_pool_region = <0>; // vi_mem: framebuffer, region[0]
  1163. channel0 {
  1164. sensor0 {
  1165. subdev_name = "vivcam";
  1166. idx = <0>; //vivcam0 sc2310
  1167. csi_idx = <1>; //<1>=CSI2B
  1168. mode_idx = <1>;
  1169. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1170. };
  1171. dma {
  1172. path_type = "VIPRE_CSI1_ISP1";
  1173. };
  1174. isp {
  1175. subdev_name = "isp";
  1176. idx = <1>;
  1177. path_type = "ISP_MI_PATH_MP";
  1178. output {
  1179. max_width = <1920>;
  1180. max_height = <1088>;
  1181. bit_per_pixel = <12>;
  1182. frame_count = <3>;
  1183. };
  1184. };
  1185. dw {
  1186. subdev_name = "dw";
  1187. idx = <0>;
  1188. path_type = "DW_DWE_VSE0";
  1189. dw_dst_depth = <2>;
  1190. };
  1191. };
  1192. channel1 {
  1193. sensor0 {
  1194. subdev_name = "vivcam";
  1195. idx = <0>; //vivcam0 sc2310
  1196. csi_idx = <1>; //<1>=CSI2B
  1197. mode_idx = <1>;
  1198. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1199. };
  1200. dma {
  1201. path_type = "VIPRE_CSI1_ISP1";
  1202. };
  1203. isp {
  1204. subdev_name = "isp";
  1205. idx = <1>;
  1206. path_type = "ISP_MI_PATH_MP";
  1207. output {
  1208. max_width = <1920>;
  1209. max_height = <1088>;
  1210. bit_per_pixel = <12>;
  1211. frame_count = <3>;
  1212. };
  1213. };
  1214. dw {
  1215. subdev_name = "dw";
  1216. idx = <0>;
  1217. path_type = "DW_DWE_VSE1";
  1218. dw_dst_depth = <2>;
  1219. };
  1220. };
  1221. channel2 {
  1222. sensor0 {
  1223. subdev_name = "vivcam";
  1224. idx = <0>; //vivcam0 sc2310
  1225. csi_idx = <1>; //<1>=CSI2_B
  1226. mode_idx = <1>;
  1227. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1228. };
  1229. dma {
  1230. path_type = "VIPRE_CSI1_ISP1";
  1231. };
  1232. isp {
  1233. subdev_name = "isp";
  1234. idx = <1>;
  1235. path_type = "ISP_MI_PATH_MP";
  1236. output {
  1237. max_width = <1920>;
  1238. max_height = <1088>;
  1239. bit_per_pixel = <12>;
  1240. frame_count = <3>;
  1241. };
  1242. };
  1243. dw {
  1244. subdev_name = "dw";
  1245. idx = <0>;
  1246. path_type = "DW_DWE_VSE2";
  1247. dw_dst_depth = <2>;
  1248. };
  1249. };
  1250. };
  1251. &video4{
  1252. vi_mem_pool_region = <0>; // vi_mem: framebuffer, region[0]
  1253. channel0 {
  1254. sensor0 {
  1255. subdev_name = "vivcam";
  1256. idx = <0>; //vivcam0 sc2310
  1257. csi_idx = <1>; //<1>=CSI2_B
  1258. mode_idx = <1>;
  1259. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1260. };
  1261. dma {
  1262. path_type = "VIPRE_CSI1_ISP1";
  1263. };
  1264. isp {
  1265. subdev_name = "isp";
  1266. idx = <1>;
  1267. path_type = "ISP_MI_PATH_PP";
  1268. output {
  1269. max_width = <1920>;
  1270. max_height = <1088>;
  1271. bit_per_pixel = <12>;
  1272. frame_count = <3>;
  1273. };
  1274. };
  1275. dsp {
  1276. subdev_name = "dsp";
  1277. idx = <0>;
  1278. path_type = "DSP_PATH_ISP_RY";
  1279. output {
  1280. max_width = <1920>;
  1281. max_height = <1088>;
  1282. bit_per_pixel = <12>;
  1283. frame_count = <3>;
  1284. };
  1285. };
  1286. ry {
  1287. subdev_name = "ry";
  1288. idx = <0>;
  1289. path_type = "ISP_RY_MI_PATH_MP";
  1290. output {
  1291. max_width = <1920>;
  1292. max_height = <1088>;
  1293. bit_per_pixel = <12>;
  1294. frame_count = <3>;
  1295. };
  1296. };
  1297. };
  1298. channel1 {
  1299. sensor0 {
  1300. subdev_name = "vivcam";
  1301. idx = <0>; //vivcam0 sc2310
  1302. csi_idx = <1>; //<1>=CSI2_B
  1303. mode_idx = <1>;
  1304. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1305. };
  1306. dma {
  1307. path_type = "VIPRE_CSI1_ISP1";
  1308. };
  1309. isp {
  1310. subdev_name = "isp";
  1311. idx = <1>;
  1312. path_type = "ISP_MI_PATH_PP";
  1313. output {
  1314. max_width = <1920>;
  1315. max_height = <1088>;
  1316. bit_per_pixel = <12>;
  1317. frame_count = <3>;
  1318. };
  1319. };
  1320. dsp {
  1321. subdev_name = "dsp";
  1322. idx = <0>;
  1323. path_type = "DSP_PATH_ISP_RY";
  1324. output {
  1325. max_width = <1920>;
  1326. max_height = <1088>;
  1327. bit_per_pixel = <12>;
  1328. frame_count = <3>;
  1329. };
  1330. };
  1331. ry {
  1332. subdev_name = "ry";
  1333. idx = <0>;
  1334. path_type = "ISP_RY_MI_PATH_SP";
  1335. output {
  1336. max_width = <1920>;
  1337. max_height = <1088>;
  1338. bit_per_pixel = <12>;
  1339. frame_count = <3>;
  1340. };
  1341. };
  1342. };
  1343. channel2 {
  1344. sensor0 {
  1345. subdev_name = "vivcam";
  1346. idx = <0>; //vivcam0 sc2310
  1347. csi_idx = <1>; //<1>=CSI2_B
  1348. mode_idx = <1>;
  1349. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1350. };
  1351. dma {
  1352. path_type = "VIPRE_CSI1_ISP1";
  1353. };
  1354. isp {
  1355. subdev_name = "isp";
  1356. idx = <1>;
  1357. path_type = "ISP_MI_PATH_PP";
  1358. output {
  1359. max_width = <1920>;
  1360. max_height = <1088>;
  1361. bit_per_pixel = <12>;
  1362. frame_count = <3>;
  1363. };
  1364. };
  1365. dsp {
  1366. subdev_name = "dsp";
  1367. idx = <0>;
  1368. path_type = "DSP_PATH_ISP_RY";
  1369. output {
  1370. max_width = <1920>;
  1371. max_height = <1088>;
  1372. bit_per_pixel = <12>;
  1373. frame_count = <3>;
  1374. };
  1375. };
  1376. ry {
  1377. subdev_name = "ry";
  1378. idx = <0>;
  1379. path_type = "ISP_RY_MI_PATH_SP2_BP";
  1380. output {
  1381. max_width = <1920>;
  1382. max_height = <1088>;
  1383. bit_per_pixel = <12>;
  1384. frame_count = <3>;
  1385. };
  1386. };
  1387. };
  1388. };
  1389. &video5{
  1390. vi_mem_pool_region = <0>; // vi_mem: framebuffer, region[0]
  1391. channel0 {
  1392. sensor0 {
  1393. subdev_name = "vivcam";
  1394. idx = <0>; //vivcam0 sc2310
  1395. csi_idx = <1>; //<1>=CSI2_B
  1396. mode_idx = <1>;
  1397. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1398. };
  1399. dma {
  1400. path_type = "VIPRE_CSI1_ISP1";
  1401. };
  1402. isp {
  1403. subdev_name = "isp";
  1404. idx = <1>;
  1405. path_type = "ISP_MI_PATH_PP";
  1406. output {
  1407. max_width = <1920>;
  1408. max_height = <1088>;
  1409. bit_per_pixel = <12>;
  1410. frame_count = <3>;
  1411. };
  1412. };
  1413. dsp {
  1414. subdev_name = "dsp";
  1415. idx = <0>;
  1416. path_type = "DSP_PATH_ISP_RY";
  1417. output {
  1418. max_width = <1920>;
  1419. max_height = <1088>;
  1420. bit_per_pixel = <12>;
  1421. frame_count = <3>;
  1422. };
  1423. };
  1424. ry {
  1425. subdev_name = "ry";
  1426. idx = <0>;
  1427. path_type = "ISP_RY_MI_PATH_MP";
  1428. output {
  1429. max_width = <1920>;
  1430. max_height = <1088>;
  1431. bit_per_pixel = <12>;
  1432. frame_count = <3>;
  1433. };
  1434. };
  1435. dw {
  1436. subdev_name = "dw";
  1437. idx = <0>;
  1438. path_type = "DW_DWE_VSE0";
  1439. dw_dst_depth = <2>;
  1440. };
  1441. };
  1442. channel1 {
  1443. sensor0 {
  1444. subdev_name = "vivcam";
  1445. idx = <0>; //vivcam0 sc2310
  1446. csi_idx = <1>; //<1>=CSI2_B
  1447. mode_idx = <1>;
  1448. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1449. };
  1450. dma {
  1451. path_type = "VIPRE_CSI1_ISP1";
  1452. };
  1453. isp {
  1454. subdev_name = "isp";
  1455. idx = <1>;
  1456. path_type = "ISP_MI_PATH_PP";
  1457. output {
  1458. max_width = <1920>;
  1459. max_height = <1088>;
  1460. bit_per_pixel = <12>;
  1461. frame_count = <3>;
  1462. };
  1463. };
  1464. dsp {
  1465. subdev_name = "dsp";
  1466. idx = <0>;
  1467. path_type = "DSP_PATH_ISP_RY";
  1468. output {
  1469. max_width = <1920>;
  1470. max_height = <1088>;
  1471. bit_per_pixel = <12>;
  1472. frame_count = <3>;
  1473. };
  1474. };
  1475. ry {
  1476. subdev_name = "ry";
  1477. idx = <0>;
  1478. path_type = "ISP_RY_MI_PATH_MP";
  1479. output {
  1480. max_width = <1920>;
  1481. max_height = <1088>;
  1482. bit_per_pixel = <12>;
  1483. frame_count = <3>;
  1484. };
  1485. };
  1486. dw {
  1487. subdev_name = "dw";
  1488. idx = <0>;
  1489. path_type = "DW_DWE_VSE1";
  1490. dw_dst_depth = <2>;
  1491. };
  1492. };
  1493. channel2 {
  1494. sensor0 {
  1495. subdev_name = "vivcam";
  1496. idx = <0>; //vivcam0 sc2310
  1497. csi_idx = <1>; //<1>=CSI2_B
  1498. mode_idx = <1>;
  1499. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1500. };
  1501. dma {
  1502. path_type = "VIPRE_CSI1_ISP1";
  1503. };
  1504. isp {
  1505. subdev_name = "isp";
  1506. idx = <1>;
  1507. path_type = "ISP_MI_PATH_PP";
  1508. output {
  1509. max_width = <1920>;
  1510. max_height = <1088>;
  1511. bit_per_pixel = <12>;
  1512. frame_count = <3>;
  1513. };
  1514. };
  1515. dsp {
  1516. subdev_name = "dsp";
  1517. idx = <0>;
  1518. path_type = "DSP_PATH_ISP_RY";
  1519. output {
  1520. max_width = <1920>;
  1521. max_height = <1088>;
  1522. bit_per_pixel = <12>;
  1523. frame_count = <3>;
  1524. };
  1525. };
  1526. ry {
  1527. subdev_name = "ry";
  1528. idx = <0>;
  1529. path_type = "ISP_RY_MI_PATH_MP";
  1530. output {
  1531. max_width = <1920>;
  1532. max_height = <1088>;
  1533. bit_per_pixel = <12>;
  1534. frame_count = <3>;
  1535. };
  1536. };
  1537. dw {
  1538. subdev_name = "dw";
  1539. idx = <0>;
  1540. path_type = "DW_DWE_VSE2";
  1541. dw_dst_depth = <2>;
  1542. };
  1543. };
  1544. };
  1545. &video6{
  1546. vi_mem_pool_region = <1>; // vi_mem: framebuffer, region[1]
  1547. channel0 {
  1548. sensor0 {
  1549. subdev_name = "vivcam";
  1550. idx = <1>; // vivcam1 sc132gs
  1551. csi_idx = <2>; //<2>=CSI2X2_A
  1552. flash_led_idx = <0>;
  1553. mode_idx = <0>;
  1554. path_type = "SENSOR_1080X1280_30FPS_RAW10_LINER";
  1555. };
  1556. dsp{
  1557. output {
  1558. max_width = <1080>;
  1559. max_height = <1280>;
  1560. bit_per_pixel = <16>;
  1561. frame_count = <3>;
  1562. };
  1563. };
  1564. };
  1565. channel1 {
  1566. sensor0 {
  1567. subdev_name = "vivcam";
  1568. idx = <1>; //vivcam1 sc132gs
  1569. csi_idx = <2>; //<2>=CSI2X2_A
  1570. flash_led_idx = <0>;
  1571. mode_idx = <0>;
  1572. path_type = "SENSOR_1080X1280_30FPS_RAW10_LINER";
  1573. };
  1574. dsp{
  1575. output {
  1576. max_width = <1080>;
  1577. max_height = <1280>;
  1578. bit_per_pixel = <16>;
  1579. frame_count = <3>;
  1580. };
  1581. };
  1582. };
  1583. };
  1584. &video7{
  1585. channel0 {
  1586. sensor0 {
  1587. subdev_name = "vivcam";
  1588. idx = <2>; //<2>=vivcam2 : gc5035
  1589. csi_idx = <0>; //<0>=CSI2
  1590. mode_idx = <3>;
  1591. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  1592. };
  1593. sensor1 {
  1594. subdev_name = "vivcam";
  1595. idx = <3>; //<3>=vivcam3 : gc02m1b
  1596. csi_idx = <0>; //<0>=CSI2
  1597. mode_idx = <0>;
  1598. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1599. };
  1600. dma {
  1601. path_type = "VIPRE_CSI0_ISP0";
  1602. };
  1603. isp {
  1604. subdev_name = "isp";
  1605. idx = <0>;
  1606. path_type = "ISP_MI_PATH_PP";
  1607. output {
  1608. max_width = <1920>;
  1609. max_height = <1088>;
  1610. bit_per_pixel = <12>;
  1611. frame_count = <3>;
  1612. };
  1613. };
  1614. dsp {
  1615. subdev_name = "dsp";
  1616. idx = <1>;
  1617. path_type = "DSP_PATH_ISP_RY";
  1618. output {
  1619. max_width = <1920>;
  1620. max_height = <1088>;
  1621. bit_per_pixel = <12>;
  1622. frame_count = <3>;
  1623. };
  1624. };
  1625. ry {
  1626. subdev_name = "ry";
  1627. idx = <0>;
  1628. path_type = "ISP_RY_MI_PATH_MP";
  1629. output {
  1630. max_width = <1920>;
  1631. max_height = <1088>;
  1632. bit_per_pixel = <12>;
  1633. frame_count = <3>;
  1634. };
  1635. };
  1636. dw {
  1637. subdev_name = "dw";
  1638. idx = <0>;
  1639. path_type = "DW_DWE_VSE0";
  1640. dw_dst_depth = <2>;
  1641. };
  1642. };
  1643. channel1 {
  1644. sensor0 {
  1645. subdev_name = "vivcam";
  1646. idx = <2>; //<2>=vivcam2 : gc5035
  1647. csi_idx = <0>; //<0>=CSI2
  1648. mode_idx = <3>;
  1649. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  1650. };
  1651. sensor1 {
  1652. subdev_name = "vivcam";
  1653. idx = <3>; //<3>=vivcam3 : gc02m1b
  1654. csi_idx = <0>; //<0>=CSI2
  1655. mode_idx = <0>;
  1656. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1657. };
  1658. dma {
  1659. path_type = "VIPRE_CSI0_ISP0";
  1660. };
  1661. isp {
  1662. subdev_name = "isp";
  1663. idx = <0>;
  1664. path_type = "ISP_MI_PATH_PP";
  1665. output {
  1666. max_width = <1920>;
  1667. max_height = <1088>;
  1668. bit_per_pixel = <12>;
  1669. frame_count = <3>;
  1670. };
  1671. };
  1672. dsp {
  1673. subdev_name = "dsp";
  1674. idx = <1>;
  1675. path_type = "DSP_PATH_ISP_RY";
  1676. output {
  1677. max_width = <1920>;
  1678. max_height = <1088>;
  1679. bit_per_pixel = <12>;
  1680. frame_count = <3>;
  1681. };
  1682. };
  1683. ry {
  1684. subdev_name = "ry";
  1685. idx = <0>;
  1686. path_type = "ISP_RY_MI_PATH_MP";
  1687. output {
  1688. max_width = <1920>;
  1689. max_height = <1088>;
  1690. bit_per_pixel = <12>;
  1691. frame_count = <3>;
  1692. };
  1693. };
  1694. dw {
  1695. subdev_name = "dw";
  1696. idx = <0>;
  1697. path_type = "DW_DWE_VSE1";
  1698. dw_dst_depth = <2>;
  1699. };
  1700. };
  1701. channel2 {
  1702. sensor0 {
  1703. subdev_name = "vivcam";
  1704. idx = <2>; //<2>=vivcam2 : gc5035
  1705. csi_idx = <0>; //<0>=CSI2
  1706. mode_idx = <3>;
  1707. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  1708. };
  1709. sensor1 {
  1710. subdev_name = "vivcam";
  1711. idx = <3>; //<3>=vivcam3 : gc02m1b
  1712. csi_idx = <0>; //<0>=CSI2
  1713. mode_idx = <0>;
  1714. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1715. };
  1716. dma {
  1717. path_type = "VIPRE_CSI0_ISP0";
  1718. };
  1719. isp {
  1720. subdev_name = "isp";
  1721. idx = <0>;
  1722. path_type = "ISP_MI_PATH_PP";
  1723. output {
  1724. max_width = <1920>;
  1725. max_height = <1088>;
  1726. bit_per_pixel = <12>;
  1727. frame_count = <3>;
  1728. };
  1729. };
  1730. dsp {
  1731. subdev_name = "dsp";
  1732. idx = <1>;
  1733. path_type = "DSP_PATH_ISP_RY";
  1734. output {
  1735. max_width = <1920>;
  1736. max_height = <1088>;
  1737. bit_per_pixel = <12>;
  1738. frame_count = <3>;
  1739. };
  1740. };
  1741. ry {
  1742. subdev_name = "ry";
  1743. idx = <0>;
  1744. path_type = "ISP_RY_MI_PATH_MP";
  1745. output {
  1746. max_width = <1920>;
  1747. max_height = <1088>;
  1748. bit_per_pixel = <12>;
  1749. frame_count = <3>;
  1750. };
  1751. };
  1752. dw {
  1753. subdev_name = "dw";
  1754. idx = <0>;
  1755. path_type = "DW_DWE_VSE2";
  1756. dw_dst_depth = <2>;
  1757. };
  1758. };
  1759. };
  1760. &video8{
  1761. vi_mem_pool_region = <1>; // vi_mem: framebuffer, region[1]
  1762. channel0 {
  1763. sensor0 {
  1764. subdev_name = "vivcam";
  1765. idx = <2>; //<2>=vivcam2 : gc5035
  1766. csi_idx = <0>; //<0>=CSI2
  1767. mode_idx = <3>;
  1768. path_type = "SENSOR_1296x972_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  1769. };
  1770. sensor1 {
  1771. subdev_name = "vivcam";
  1772. idx = <3>; //<3>=vivcam3 : gc02m1b
  1773. csi_idx = <0>; //<0>=CSI2
  1774. mode_idx = <0>;
  1775. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1776. };
  1777. dma {
  1778. path_type = "VIPRE_CSI0_DSP";
  1779. };
  1780. dsp {
  1781. subdev_name = "dsp";
  1782. idx = <0>;
  1783. path_type = "DSP_PATH_VIPRE_DDR";
  1784. output {
  1785. max_width = <1920>;
  1786. max_height = <1088>;
  1787. bit_per_pixel = <12>;
  1788. frame_count = <3>;
  1789. };
  1790. };
  1791. };
  1792. };
  1793. &video9{
  1794. channel0 {
  1795. sensor0 {
  1796. subdev_name = "vivcam";
  1797. idx = <1>; //vivcam1 sc132gs
  1798. csi_idx = <2>; //<2>=CSI2X2_A
  1799. mode_idx = <0>;
  1800. path_type = "SENSOR_1080X1280_30FPS_RAW10_LINER";
  1801. };
  1802. dsp{
  1803. output {
  1804. max_width = <1080>;
  1805. max_height = <1280>;
  1806. bit_per_pixel = <16>;
  1807. frame_count = <3>;
  1808. };
  1809. };
  1810. };
  1811. };
  1812. &video10{ // TUNINGTOOL
  1813. channel0 {
  1814. sensor0 {
  1815. subdev_name = "vivcam";
  1816. idx = <2>; //<2>=vivcam2 : gc5035
  1817. csi_idx = <0>; //<0>=CSI2
  1818. mode_idx = <1>;
  1819. path_type = "SENSOR_1080P_RAW10_LINER"; //SENSOR_VGA_RAW10_LINER//
  1820. skip_init = <1>;
  1821. };
  1822. sensor1 {
  1823. subdev_name = "vivcam";
  1824. idx = <3>; //<3>=vivcam3 : gc02m1b
  1825. csi_idx = <0>; //<0>=CSI2
  1826. mode_idx = <0>;
  1827. path_type = "SENSOR_1600x1200_RAW10_LINER";
  1828. skip_init = <1>;
  1829. };
  1830. dma {
  1831. path_type = "VIPRE_CSI0_ISP0";
  1832. };
  1833. };
  1834. };
  1835. &video11{
  1836. channel0 {
  1837. channel_id = <0>;
  1838. status = "okay";
  1839. sensor0 {
  1840. subdev_name = "vivcam";
  1841. idx = <1>; //sc132gs
  1842. csi_idx = <2>; //<2>=CSI2X2_A
  1843. flash_led_idx = <0>;
  1844. mode_idx = <0>;
  1845. path_type = "SENSOR_1080X1280_30FPS_RAW10_LINER";
  1846. };
  1847. isp {
  1848. subdev_name = "isp";
  1849. idx = <0>;
  1850. path_type = "ISP_MI_PATH_MP";
  1851. output {
  1852. max_width = <1920>;
  1853. max_height = <1088>;
  1854. bit_per_pixel = <12>;
  1855. frame_count = <3>;
  1856. };
  1857. };
  1858. };
  1859. };
  1860. &video12{ // TUNINGTOOL
  1861. channel0 { // CSI2
  1862. sensor0 {
  1863. subdev_name = "vivcam";
  1864. idx = <0>; //sc2310
  1865. csi_idx = <1>; //<1>=CSI2_B
  1866. mode_idx = <1>;
  1867. path_type = "SENSOR_1920X1088_30FPS_RAW12_LINER";
  1868. skip_init = <1>;
  1869. };
  1870. dma {
  1871. path_type = "VIPRE_CSI1_ISP0";
  1872. };
  1873. };
  1874. };
  1875. &video13{
  1876. status = "okay";
  1877. //vi_mem_pool_region = <0>;
  1878. channel0 {
  1879. channel_id = <0>;
  1880. status = "okay";
  1881. sensor0 {
  1882. subdev_name = "vivcam";
  1883. idx = <0>; //sc2310
  1884. csi_idx = <1>; //<1>=CSI2_B
  1885. mode_idx = <1>;
  1886. path_type = "SENSOR_1920X1088_26FPS_RAW12_LINER";
  1887. };
  1888. dma {
  1889. subdev_name = "vipre";
  1890. idx = <0>;
  1891. path_type = "VIPRE_CSI0_ISP0";
  1892. };
  1893. isp {
  1894. subdev_name = "isp";
  1895. idx = <0>;
  1896. path_type = "ISP_MI_MCM_WR0";
  1897. output {
  1898. max_width = <1920>;
  1899. max_height = <1088>;
  1900. bit_per_pixel = <16>;
  1901. frame_count = <3>;
  1902. };
  1903. };
  1904. };
  1905. };
  1906. &video14{
  1907. vi_mem_pool_region = <2>; // vi_mem: framebuffer, region[0]
  1908. status = "okay";
  1909. channel0 {
  1910. channel_id = <0>;
  1911. status = "okay";
  1912. sensor0 {
  1913. subdev_name = "vivcam";
  1914. idx = <1>; //sc132gs
  1915. csi_idx = <2>; //<2>=CSI2X2_A
  1916. flash_led_idx = <0>;
  1917. mode_idx = <0>;
  1918. path_type = "SENSOR_1080X1280_30FPS_RAW10_LINER";
  1919. };
  1920. dma {
  1921. subdev_name = "vipre";
  1922. idx = <0>;
  1923. path_type = "VIPRE_CSI2_ISP1";
  1924. };
  1925. isp {
  1926. subdev_name = "isp";
  1927. idx = <1>;
  1928. path_type = "ISP_MI_MCM_WR0";
  1929. output {
  1930. max_width = <1080>;
  1931. max_height = <1280>;
  1932. bit_per_pixel = <16>;
  1933. frame_count = <3>;
  1934. };
  1935. };
  1936. };
  1937. };
  1938. &video15{
  1939. status = "okay";
  1940. //vi_mem_pool_region = <0>;
  1941. channel0 {
  1942. channel_id = <0>;
  1943. status = "okay";
  1944. sensor0 {
  1945. subdev_name = "vivcam";
  1946. idx = <0>; //<0>=vivcam0 :2310
  1947. csi_idx = <1>; //<1>=CSI2_B
  1948. flash_led_idx = <0>;
  1949. mode_idx = <1>;
  1950. path_type = "SENSOR_1920X1088_26FPS_RAW12_LINER";
  1951. };
  1952. dma {
  1953. subdev_name = "vipre";
  1954. idx = <0>;
  1955. path_type = "VIPRE_CSI0_DDR";
  1956. };
  1957. };
  1958. };
  1959. &trng {
  1960. status = "disabled";
  1961. };
  1962. &eip_28 {
  1963. status = "okay";
  1964. };
  1965. &vdec {
  1966. status = "okay";
  1967. };
  1968. &venc {
  1969. status = "okay";
  1970. };
  1971. &isp_venc_shake {
  1972. status = "okay";
  1973. };
  1974. &vidmem {
  1975. status = "okay";
  1976. memory-region = <&vi_mem>;
  1977. };
  1978. &gpu {
  1979. status = "okay";
  1980. };
  1981. &npu {
  1982. vha_clk_rate = <1000000000>;
  1983. status = "okay";
  1984. };
  1985. &fce {
  1986. memory-region = <&facelib_mem>;
  1987. status = "okay";
  1988. };
  1989. &dpu_enc0 {
  1990. status = "okay";
  1991. ports {
  1992. /* output */
  1993. port@1 {
  1994. reg = <1>;
  1995. enc0_out: endpoint {
  1996. remote-endpoint = <&dsi0_in>;
  1997. };
  1998. };
  1999. };
  2000. };
  2001. &dpu_enc1 {
  2002. ports {
  2003. /delete-node/ port@0;
  2004. };
  2005. };
  2006. &dpu {
  2007. status = "okay";
  2008. };
  2009. &dsi0 {
  2010. status = "okay";
  2011. };
  2012. &dhost_0 {
  2013. ports {
  2014. #address-cells = <1>;
  2015. #size-cells = <0>;
  2016. port@0 {
  2017. reg = <0>;
  2018. dsi0_in: endpoint {
  2019. remote-endpoint = <&enc0_out>;
  2020. };
  2021. };
  2022. port@1 {
  2023. reg = <1>;
  2024. dsi0_out: endpoint {
  2025. remote-endpoint = <&panel0_in>;
  2026. };
  2027. };
  2028. };
  2029. panel0@0 {
  2030. compatible = "txd,dy800qwxpab";
  2031. reg = <0>;
  2032. backlight = <&lcd0_backlight>;
  2033. reset-gpio = <&gpio1_porta 5 1>; /* active low */
  2034. vdd1v8-supply = <&soc_vdd18_lcd0_en_reg>;
  2035. vspn5v7-supply = <&soc_lcd0_bias_en_reg>;
  2036. port {
  2037. panel0_in: endpoint {
  2038. remote-endpoint = <&dsi0_out>;
  2039. };
  2040. };
  2041. };
  2042. };
  2043. &disp1_out {
  2044. remote-endpoint = <&hdmi_tx_in>;
  2045. };
  2046. &hdmi_tx {
  2047. status = "okay";
  2048. port@0 {
  2049. /* input */
  2050. hdmi_tx_in: endpoint {
  2051. remote-endpoint = <&disp1_out>;
  2052. };
  2053. };
  2054. };
  2055. &lightsound {
  2056. status = "okay";
  2057. simple-audio-card,dai-link@0 { /* I2S - AUDIO SYS CODEC 8156*/
  2058. reg = <0>;
  2059. format = "i2s";
  2060. cpu {
  2061. sound-dai = <&i2s1 0>;
  2062. };
  2063. codec {
  2064. sound-dai = <&es8156_audio_codec>;
  2065. };
  2066. };
  2067. simple-audio-card,dai-link@1 { /* I2S - AUDIO SYS CODEC 7210*/
  2068. reg = <1>;
  2069. format = "i2s";
  2070. cpu {
  2071. sound-dai = <&i2s3 0>;
  2072. };
  2073. codec {
  2074. sound-dai = <&es7210_audio_codec>;
  2075. };
  2076. };
  2077. simple-audio-card,dai-link@2 { /* I2S - HDMI */
  2078. reg = <2>;
  2079. format = "i2s";
  2080. cpu {
  2081. sound-dai = <&light_i2s 1>;
  2082. };
  2083. codec {
  2084. sound-dai = <&dummy_codec 2>;
  2085. };
  2086. };
  2087. };
  2088. &light_i2s {
  2089. status = "okay";
  2090. };
  2091. &i2s0 {
  2092. status = "okay";
  2093. };
  2094. &i2s1 {
  2095. status = "okay";
  2096. };
  2097. &i2s3 {
  2098. status = "okay";
  2099. };
  2100. &cpus {
  2101. c910_0: cpu@0 {
  2102. operating-points = <
  2103. /* kHz uV */
  2104. 300000 650000
  2105. 800000 700000
  2106. 1500000 800000
  2107. >;
  2108. light,dvddm-operating-points = <
  2109. /* kHz uV */
  2110. 300000 800000
  2111. 800000 800000
  2112. 1500000 800000
  2113. >;
  2114. };
  2115. c910_1: cpu@1 {
  2116. operating-points = <
  2117. /* kHz uV */
  2118. 300000 650000
  2119. 800000 700000
  2120. 1500000 800000
  2121. >;
  2122. light,dvddm-operating-points = <
  2123. /* kHz uV */
  2124. 300000 800000
  2125. 800000 800000
  2126. 1500000 800000
  2127. >;
  2128. };
  2129. c910_2: cpu@2 {
  2130. operating-points = <
  2131. /* kHz uV */
  2132. 300000 650000
  2133. 800000 700000
  2134. 1500000 800000
  2135. >;
  2136. light,dvddm-operating-points = <
  2137. /* kHz uV */
  2138. 300000 800000
  2139. 800000 800000
  2140. 1500000 800000
  2141. >;
  2142. };
  2143. c910_3: cpu@3 {
  2144. operating-points = <
  2145. /* kHz uV */
  2146. 300000 650000
  2147. 800000 700000
  2148. 1500000 800000
  2149. >;
  2150. light,dvddm-operating-points = <
  2151. /* kHz uV */
  2152. 300000 800000
  2153. 800000 800000
  2154. 1500000 800000
  2155. >;
  2156. };
  2157. };