

Fullmask Validation Board


Table of Content

Page 1	Cover Page
Page 2	Block Diagram
Page 3	Power Diagram and Sequence
Page 4	CPU Power
Page 5	LPDDR4/4X-1
Page 6	LPDDR4/4X-2
Page 7	eMMC and SDIO
Page 8	CPU Video Interfaces
Page 9	CPU General Interfaces
Page 10	SPI Flash and I2C FRAM
Page 11	BOOT Switch and JTAG
Page 12	UART Debug
Page 13	Ethernet0
Page 14	Ethernet1
Page 15	USB Type-C
Page 16	MIPI Camera
Page 17	MIPI Display
Page 18	HDMI Display
Page 19	Audio ADC
Page 20	Audio DAC
Page 21	Audio SPDIF
Page 22	M.2 WiFi and BT
Page 23	MISC Interfaces
Page 24	PMIC
Page 25	Power Input
Page 26	PINMUX Table


Revision History

Rev. Code	Date	By	Description
A10	2021-09-09	Liu Fei	Initial version
A11	2021-11-27	Liu Fei	1. 增加U119及周边电路, 用于支持DVDD08_DDR拉偏测试; 2. ADC_VREF使用外部供电时, ADC_VREF_1V8不能早于DVDD18_AON上电, 否则有漏电, U32改为VDD_3V3供电; 3. 增加X18 用于ONKEY开关机自动化测试; 4. 增加J84, J85 用于Audio VAD自动化测试; 5. 增加RC滤波, 用于SYS_RST_N信号的消抖, 增加C34 1000pF, R35改为120欧; 5. RGMII_RXCLK时钟偏缓, R106, R241串行电阻更换为0欧;
A12	2022-03-28		1. 去掉U119及周边电路; 2. U61 DA9063 DVDD08_CPU输出改为Dual phase模式, DVDD08_CPU_MEM改到BUCKIO上; 3. 系统电源时序进行了调整;




Fullmask Validation Board Block Diagram




Power Diagram and Sequence




U1H

DVDD11_0
DVDD11_1

LPDDR4/4X-1






LPDDR4/4X-2




eMMC and SDIO

MicroSD 3.0



RESET Select





SDIO0没有单独的RESET信号，需要跟eMMC共用RESET信号，根据需要跳选

2-1, eMMC作为Boot Device, 且使用RESET功能时连接 Default

2-3, SD卡作为Boot Device时连接


eMMC5.1




Alternative Part:


SDINBDA6-16G-I Western Digital

KLMAG1JETD-B041 Samsung 16GB




CPU Video Interface




阿里巴巴 		Drawn by: Liu Fei
		Drawn Date: 2021-09-09
The name of PCB Fullmask Validation Board	Size A3	Checked by: checked by
Title CPU Video Interface	Rev. A12	Checked Date: Checked date
Date: Monday, March 28, 2022	Sheet 8	of 30

CPU General Interfaces




32K RTC Clock

焊盘堆叠放置，根据需选焊电阻
验证外部有源时钟输入时，焊接R53，去掉R48，Y1，C336



24M Clock

焊盘堆叠放置，根据需选焊电阻
验证外部有源时钟输入时，焊接R34，去掉R33，Y2，C338



ADC_ATEST_OUT




模拟输出引脚，用于RC测试

ADC Reference



使用VDD18_AON作为参考电压时，ADC_VREF_VB输入为1.8V，ADC信号输入范围是0~1.8V，非单
在VDD18_AON为低电平时，ADC_VREF_VB内部被拉上2.5V，ADC信号输入范围是0~2.5V，非单
在VDD18_AON为高电平时，ADC_VREF_VB内部被拉上2.5V，ADC信号输入范围是0~2.5V，非单

IO Expansion



I2C Address Table:

I2C Port	Interface	Device	I2C Address
AON I2C	PMIC	DA9063	0x5A(1011010x)
		DA9121	0x68(1101000x)
AON I2C0	ADC0-3	SG1651000	0x75(1101010x)
		PCF8563	0x51(1010001x)
AON I2C1	DAC0	ES7210	0x40(1000000x)
		ES7210	0x41(1000001x)
AON I2C2	PA1	ES7210	0x42(1000010x)
		ES7210	0x43(1000011x)
AON I2C3	PA2	ES7210	0x40(1000000x)
		ES7210	0x41(1000001x)
AON I2C4	PA3	ES7210	0x42(1000010x)
		ES7210	0x43(1000011x)

AUDIO PAD 分配情况:


Port	Option1 (Default)	Option2 Device
TDM	✓ ES7210	✓ ES7210
VAD_PDM	✓ ES7210	✓ ES7210
I2S0	✓ HT4344	✓ HT4344
I2S1	✓ HT4344	✓ HT4344
SPDIF0	✓ Connector	✓ ES7210/ST 二选一
SPDIF1	✓ Connector	✓ ES7210/ST 二选一
AUD_I2C0	✓ ES7210.AW87519	✓ ES7210.AW87519
AUD_I2C1	✓ ES7210.AW87519	✓ ES7210.AW87519
AQUART	✓ Connector	✓
AUDIUART	✓ Connector	✓

IO PU/PD:


Parameter	Min	Typ	Max
RSPU(Strong)	1.6K	2.1K	3K
RPU	32K	48K	79K
RPD	30K	44K	65K

BOOT Switch and JTAG Debug


CPU JTAG




Boot Switch




Debug Switch



BSCAN Switch



DSP0 JTAG/CHIP DEBUG



Boot Mode Setting

BOOT_SEL3 SW1 [1]	BOOT_SEL2 SW1 [2]	BOOT_SEL1 SW1 [3]	BOOT_SEL0 SW1 [4]	Boot Mode Setting SW1 [1-4]
X	0	X	X	USB Download
X	1	0	0	eMMC Boot
X	1	0	1	SD Boot, SDIO0
X	1	1	0	SPI NAND boot, QSPI0, CS0
X	1	1	1	SPI NOR Boot, QSPI0, CS0


Debug Setting Table

Signal	Setting	Description
DEBUG_MODE	0	默认低电平，正常工作模式
SW2 [1]	1	高电平，使能芯片测试模式
POR_SEL	0	低电平，选择内部POR
SW2 [2]	1	默认高电平，选择外部POR
TEST_MODE	0	默认低电平，正常工作模式
SW2 [3]	1	高电平，使能芯片测试模式


BSCAN Requirement

PAD	Signal	PD/PU	SWITCH	Switch Setting
AOGPIO_15	DFT_PROT_DIS_3	PD	SW4 [1]	0
AOGPIO_14	DFT_PROT_DIS_2	PU	SW4 [2]	1
AOGPIO_13	DFT_PROT_DIS_1	PD	SW4 [3]	0
DFT_PROT_DIS_0	DFT_PROT_DIS_0	PU	SW4 [4]	1
TEST_MODE	TEST_MODE	PU	SW2 [3]	1


SPI NAND Page Setting



Misc Switch




DSP1 JTAG





GPIO3_3 HARPS A10	GPIO3_2 HARPS A9	SPI NAND Page Size Setting
0	0	Page size=2K
0	1	Page size=4K
1	0	Page size=8K
1	1	Page size=16K

Pad	Signal	Switch	Setting	Description
AOGPIO_7	PLL_DSKEW_BYPASS	SW3 [1]	0	默认低电平，使能PLL校准电路
AOGPIO_14	DEBUG_ALT_SEL	SW3 [2]	1	高电平，PLL校准电路进入Bypass Mode
AUDIO_PA0	DEBUG_ALT_SEL	SW3 [2]	1	默认低电平，正常工作模式
ADC_DISLVL	ADC_DISLVL	SW3 [3]	0	Debug mode下，作为DEBUG ALT_SEL功能
GPIO0_31	TRNG_TST_IDDQ	SW3 [4]	1	默认低电平，正常工作模式
			1	Debug Mode下，作为TRNG_TST_IDDQ功能

JTAG Power




UART - USB




UART Header

UART Level Shifter


E902 Debug port




C906 Debug port




BOOTROM Download/C910 TEE Debug port





BOOTROM Console/C910 REE Debug port





Common UART







CHIP Debug port




GMAC Ethernet0



RJ45连接器



Power-on Strapping Pins CFG



RGMMI Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V	1	00
External 2.5V	1	01
External 1.8V	1	10
External 1.5V	1	11
Internal 2.5V	0	01
Internal 1.8V(Default)	0	10
Internal 1.5V	0	11


Pull-up for additional 2ns delay to TXC/RXC for data latching.

Pull-up to disable PLL @ ALDPS mode.






Pull-up to disable PLL @ ALDPS mode.

PHY0_AD2
PHY0_AD1


PHY Address	PHYAD[2:0]
1	001




GMAC Ethernet1



Power-on Strapping Pins CFG




	RGMII Power Source	CFG_EXT	CFG_LDO[1:0]
5%	External 3.3V	1	00
	External 2.5V	1	01
	External 1.8V	1	10
	External 1.5V	1	11
	Internal 2.5V	0	01
	Internal 1.8V(Default)	0	10
	Internal 1.5V	0	11




网络隔离变压器

Note: MDI差分对之间等长控制, 阻抗控制100Ω





RJ45连接器






USB3.0

ESD Protection




USB 3.0 HOST


Receptacle, Type A, RA




VBUS Power Switch



VBUS Detect



VBUS Jumper




2-1, Device MODE下连接
2-3, HOST MODE下连接, 输出电源 Default


阿里巴巴		Drawn by: Liu Fei
The name of PCB Fullmask Validation Board		Drawn Date: 2021-09-09
Title USB3.0		Checked by: checked by
Date: Monday, March 28, 2022		Checked date: Checked date
Sheet 15 of 30		

MIPI Camera


CSI2-4Lane RGB Camera




CSI2x2B-2Lane
Scan camera



ESD protection




SCAN Camera Power




Note:
Use DA9063 IO to control AVDD28_SCAN


CSI2x2A-2Lane IR Camera



Backup Clock



ESD protection




I2C Address Table



MIPI PORT	I2C Port	Connector	Sensor	Module		I2C Address
CSI2	I2C3	BM20B(0.8)-30DS-0.4V	OV12870	C-CAM-STR049A	4-Lane 12M RGB	0x20(0100000x)
			SSK447	PBS601439	4-Lane 8M RGB	0x50(0100000x)
			OV5693	C-CAM-STR045A	2-Lane 5M RGB	0x6C(1101100x)
CSI2X2_A	I2C2	BM20B(0.8)-24DS-0.4V	SC132G6S	C-CAM-STR044B	2-Lane 1.3M IR	0x6E(1101110x)
CSI2X2_B	I2C4	OK-23GF030-0.4V	OV13371	C-CAM-STR048A	2-Lane 13M IR	0x6C(1101100x)
			GC5035	LH-MY-Q37A	2-Lane 5M SCAN	0x6E(1101110x)

MIPI Display


LCD0 Display




LCD0 Power Supply




LCD0 BIAS





LCD0 BACKLIGHT




LCD1 Display




LCD1 Power Supply










LCD1 BIAS



LCD1 BACKLIGHT



ESD protection




I2C Address Table


MIPI PORT	I2C Port	Connector	IC	Module	I2C Address
DSI0	I2C0	OK-23GF030-04	G7911	KD050G33 MIPI LCD 1280x800	0x5D[0111101x] 0x14[0100100x]
			SGM3804	Positive/Negative Regulator	0x3E[0111110x]
DSI1	I2C1	OK-23GF030-04	G7911	KD050G33 MIPI LCD 1280x800	0x5D[0111101x] 0x14[0100100x]
			SGM3804	Positive/Negative Regulator	0x3E[0111110x]

HDMI Display



ESD Protection




HDMI TYPEA




Level shifter




阿里巴巴 		Drawn by: Liu Fei	
The name of PCB Fullmask Validation Board		Drawn Date: 2021-09-09	
Title HDMI Display		Checked by: checked by	
Date: Monday, March 28, 2022		Rev. A12	
		Checked Date: Checked date	
		Sheet 18 of 30	

AUDIO ADC


ADC0




ADC1




ADC Audio Power




ADC MCLK Buffer




MICROPHONE




MICROPHONE




ADC2(TDM Mode)




ADC3(TDM Mode)




ADC4 (功放回采)



MICROPHONE



MICROPHONE



ES7210 I2C Address


I2C PORT	PART	AD1	AD0	I2C Address
AUD0	ADC0	0	0	0x40(1000000x)
AUD0	ADC1	0	1	0x41(1000001x)
AUD0	ADC2	1	0	0x42(1000010x)
AUD0	ADC3	1	1	0x43(1000011x)
AUD1	ADC4	0	0	0x40(1000000x)

ADC4回采默认不支持，需要电阻跳选


AUD0_PA18.2默认用于UART3SPD，如果要支持ADC回采，需要改PA18.2为ADC，需要改PA18.2为ADC。

AUDIO DAC


24Bit 96KHz DAC0




24Bit 96KHz DAC1



DAC Audio Power




PA1




音频回来, 接ADC4
DAC0_ROUT_P → DAC0_ROUT_P
DAC0_ROUT_N → DAC0_ROUT_N
DAC0_LOUT_P → DAC0_LOUT_P
DAC0_LOUT_N → DAC0_LOUT_N


PA2




Audio Card Interface



PA3



PA4



ES8156 I2C Address



I2C PORT	PART	CE	I2C Address
AUD0	DAC0	0	0x08[0001000x]
AUD1	DAC1	0	0x58[1011000x]

AW87519 I2C Address


I2C PORT	PART	AD	I2C Address
AUD0	PA1	0	0x58[1011000x]
AUD0	PA2	1	0x58[1011011x]
AUD1	PA3	0	0x58[1011000x]
AUD1	PA4	1	0x58[1011011x]

SPDIF




SPDIF TX 光纤+RCA接口






RX光口/电口切换




SPDIF RX 光纤+RCA接口




WIFI/BT Module



Level Shifter




I2S Selection



SEL=L, I2S2 <-> ADC4 Default SW13 OFF ADC4(音频回采) I2S2


SEL=H, I2S2 <-> WIFI/BT Module SW13 ON WIFI/BT Module

WIFI/BT Module Power Control




ON=L, Disable Default
ON=H, Enable

WIFI 电源控制和状态控制均接在C910 IO上，不支持保活!


		Drawn by: Liu Fei	
		Drawn Date: 2011-09-09	
The name of PCB Fullmask Validation Board		Size A3	Checked by: checked by
Title M.2 WiFi and BT		Rev. A12	Checked Date: Checked date
Date: Monday, March 28, 2022		Sheet 22	of 20

MISC Interfaces


IRDA Transceiver




PVT Interface



Jumper




FAN Power Control




ADC Interface


IPEX Connector




Jumper



可调电阻








BUTTON



阿里巴巴 Alibaba.com		The name of PCB		Size	Checked by
Fullmask Validation Board		Rev.		A3	checked by
MISC Interfaces		Checked date		A12	checked by
Date: Monday, March 28, 2022		Sheet		23	of 30

PMIC



PMIC Output Setting and Sequence


Time Slot	PMIC Channel	Supply Limit	Power Supply Name	Default Voltage	Work Status	Standby Status
1	VLD03	0.2A	DVDD18_A0N	1.8V	ON	ON
2	VLD09	0.2A	AVDD033_USB3	3.3V	ON	ON
3	VLD02	0.1A	DVDD008_A0N	0.8V	ON	ON
4	BUCKCORE1+2	5A	DVDD008_CPU	0.8V	ON	ON
5	BUCKMIO	1.5A	DVDD08_CPU_MEM	0.8V	ON	OFF
6	BUCKPERI	1.5A	DVDD08_DDR	0.8V	ON	OFF
7	VLD04	0.2A	VDD_DDR_1V8(VDD1)	1.8V	ON	ON
8	BUCKMEM	1.5A	VDD_DDR_1V1(DDR_VDDQ)	1.1V	ON	ON
9	BUCKPRO	2.5A	VDD_DDR_0V8(DDR_VDDQLP)	0.6V	ON	ON
10	VLD011	0.3A	DVDD18_AP	1.8V	ON	ON/OFF
12	DA9131_EX	1.0A	DVDD008_MIP	0.8V	ON	OFF
13	VLD01	0.1A	AVDD08_MIP1_HDMI	0.8V	ON	OFF
14	VLD05	0.1A	AVDD18_MIP1_HDMI	1.8V	ON	ON/OFF
15	VLD010	0.3A	DVDD033_EMMC	3.3V	ON	ON
16	VLD018	0.4A	DVDD18_EMMC	1.8V	ON	ON
18	RESET_n		SYS_RST_N			
NC	VLD06	0.2A	DVDD012_SCAN	1.8V	ON/OFF	ON/OFF
NC	VLD07	0.2A	VEXT_2V8	2.8V	ON/OFF	ON/OFF
NC	VLD08	0.2A	DVDD012_SCAN	1.2V	ON/OFF	ON/OFF

DA9063 IO Setting and Sequence

Time Slot	PMIC Signal	Net Name	Power Supply Name	Default Voltage	Work Status	Standby Status
8	GP109	VDD_DDR_DV1_EN	VDD_DDR_DV1	1.1V	ON	ON
10	GP1011	PER_3V3_EN	VDD_3V3/VDD_VB3	3.3/1.8V	ON	ON/OFF
12	GP102	DA9121_EX	VDVDD08_AP	0.8V	ON	OFF
13	GP107	DVDDI18_EMMC_EN	DVDDI18_EMMC	1.8V	ON	ON
NC	GP103	PER_PWR_EN2 (optional)	VDD_3V3/VDD_VB3	3.3/1.8V	ON	ON/OFF
NC	GP104	AVDD28_SCAN_EN	AVDD28_SCAN	2.8V	ON/OFF	ON/OFF


CPU Power Sequence

冲起自动上电，后续长按关机，短按开机




System Power Input


DC12V Input




4V For PMIC




5V For USB and Peripherals




GND测试点




3.3V For Peripherals




1.8V For Peripherals




1.5V For Peripherals




安装螺钉



散热片




Camera Power Supply




PMIC Output Setting and Sequence

Time Slot	PMIC Signal	PMIC Channel	Power Supply Name	Default Voltage	Work Status	Standby Status
14	GPIO3	VOUT3	DVDD18_EPMC	1.8V	ON	ON
NC	I2C Control	VOUT1	AVDD28_RGB	2.8V	ON/OFF	ON/OFF
		VOUT2	AVDD25_IR	2.5V	ON/OFF	ON/OFF
		VOUT4	DOVDD18_RGB	1.8V	ON/OFF	ON/OFF
		VOUT5	DVDD12_RGB	1.2V	ON/OFF	ON/OFF
		VOUT6	DVDD12_IR	1.2V	ON/OFF	ON/OFF
		VOUT7	DOVDD18_IR	1.8V	ON/OFF	ON/OFF

电源排针



电源/系统指示灯



Fullmask PINMUX

Fullmask PINMUX Table

AUDIO PAD SUBSYS PINMUX

PAD NAME	Power Domain	Default	ALT1	ALT2	ALT3	ALT4	ALT5	DEBUG Default	DEBUG ALT1	Reset Condition IN/OUT	pu/PD	Unused Pin Recommendation
OSC_CLK_IN	DW018.A0N	OSC_CLK_IN								I	N/A	
OSC_CLK_OUT	DW018.A0N	OSC_CLK_OUT								O	N/A	
SYS_RST_N	DW018.A0N	SYS_RST_N								I	N/A	
RTC_CLK_IN	DW018.A0N	RTC_CLK_IN								I	N/A	
RTC_CLK_OUT	DW018.A0N	RTC_CLK_OUT								O	N/A	
TEST_MODE	DW018.A0N	TEST_MODE								I	N/A	
DFT_PROT_DES_0	DW018.A0N	DFT_PROT_DES_0								I	N/A	
DEBUG_MODE	DW018.A0N	DEBUG_MODE								I	N/A	
HOK_SDA	DW018.A0N	HOK_SDA								I	N/A	
I2C_AIN_SDA	DW018.A0N	I2C_AIN_SDA								I	N/A	
CRU_JTG_TCLK	DW018.A0N	CRU_JTG_TCLK								I	N/A	
CRU_JTG_TMS	DW018.A0N	CRU_JTG_TMS								I	N/A	
CRU_JTG_TDI	DW018.A0N	CRU_JTG_TDI								I	N/A	
CRU_JTG_TDO	DW018.A0N	CRU_JTG_TDO								I	N/A	
CRU_JTG_TRST	DW018.A0N	CRU_JTG_TRST								I	N/A	
ADGPO2_2	DW018.A0N	ADGPO2_2								I	N/A	
ADGPO2_3	DW018.A0N	ADGPO2_3								I	N/A	
ADGPO2_4	DW018.A0N	ADGPO2_4								I	N/A	
ADGPO2_5	DW018.A0N	ADGPO2_5								I	N/A	
ADGPO2_6	DW018.A0N	ADGPO2_6								I	N/A	
ADGPO2_7	DW018.A0N	ADGPO2_7								I	N/A	
ADGPO2_8	DW018.A0N	ADGPO2_8								I	N/A	
ADGPO2_9	DW018.A0N	ADGPO2_9								I	N/A	
ADGPO2_10	DW018.A0N	ADGPO2_10								I	N/A	
ADGPO2_11	DW018.A0N	ADGPO2_11								I	N/A	
ADGPO2_12	DW018.A0N	ADGPO2_12								I	N/A	
ADGPO2_13	DW018.A0N	ADGPO2_13								I	N/A	
ADGPO2_14	DW018.A0N	ADGPO2_14								I	N/A	
ADGPO2_15	DW018.A0N	ADGPO2_15								I	N/A	
ADGPO2_16	DW018.A0N	ADGPO2_16								I	N/A	
ADGPO2_17	DW018.A0N	ADGPO2_17								I	N/A	
ADGPO2_18	DW018.A0N	ADGPO2_18								I	N/A	
ADGPO2_19	DW018.A0N	ADGPO2_19								I	N/A	
ADGPO2_20	DW018.A0N	ADGPO2_20								I	N/A	
ADGPO2_21	DW018.A0N	ADGPO2_21								I	N/A	
ADGPO2_22	DW018.A0N	ADGPO2_22								I	N/A	
ADGPO2_23	DW018.A0N	ADGPO2_23								I	N/A	
ADGPO2_24	DW018.A0N	ADGPO2_24								I	N/A	
ADGPO2_25	DW018.A0N	ADGPO2_25								I	N/A	
ADGPO2_26	DW018.A0N	ADGPO2_26								I	N/A	
ADGPO2_27	DW018.A0N	ADGPO2_27								I	N/A	
ADGPO2_28	DW018.A0N	ADGPO2_28								I	N/A	
ADGPO2_29	DW018.A0N	ADGPO2_29								I	N/A	
ADGPO2_30	DW018.A0N	ADGPO2_30								I	N/A	
ADGPO2_31	DW018.A0N	ADGPO2_31								I	N/A	
ADGPO2_32	DW018.A0N	ADGPO2_32								I	N/A	
ADGPO2_33	DW018.A0N	ADGPO2_33								I	N/A	
ADGPO2_34	DW018.A0N	ADGPO2_34								I	N/A	
ADGPO2_35	DW018.A0N	ADGPO2_35										

Audio PAD	ALT1	ALT2	ALT3	ALT4
AUDIO PAD1	VAD_DIN0	VAD_PDM_CLK	SPDIF0_DOUT	I2S_BCH_MCLK
AUDIO PAD2	VAD_BCH_SDA3	VAD_PDM_DIN1	SPDIF0_DIN0	I2S_BCH_SDA3
AUDIO PAD3	VAD_WNS	VAD_PDM_CLK	SPDIF1_DOUT	I2S_BCH_WNSCLK
AUDIO PAD4	VAD_BCH_SDA1	VAD_PDM_DIN0	SPDIF1_DIN0	I2S_BCH_SDA1
AUDIO PAD5	VAD_DIN0	VAD_PDM_CLK	UART7_RX	I2S_BCH_SDA2
AUDIO PAD6	VAD_BCH_SDA2	VAD_PDM_DIN1	UART7_TX	I2S_BCH_SDA2
AUDIO PAD7	I2C0_DATA	T_AXI_CLK	I2C1_DATA	UART7_TX
AUDIO PAD8	I2C0_CLK	T_AXI_CLK	I2C1_CLK	I2S_BCH_MCLK
AUDIO PAD9	I2S0_WNSCLK	T_AFB_CLK	TDM_CLK	I2S1_WNSCLK
AUDIO PAD10	I2S0_BCLK	T_UART_CLK	TDM_CLK	I2S1_BCLK
AUDIO PAD11	I2S1_WNSCLK	T_UART_CLK	TDM_WNSCLK	I2S1_DIN0
AUDIO PAD12	I2S1_BCLK	VAD_PDM_CLK	TDM_BCLK	I2S1_DOUT
AUDIO PAD13	I2S1_WNSCLK	VAD_PDM_DIN0	VAD_DIN0	I2S2_WNSCLK
AUDIO PAD14	I2S1_BCLK	VAD_PDM_DIN1	VAD_DIN1	I2S2_BCLK
AUDIO PAD15	I2S1_DIN0	VAD_PDM_CLK	VAD_WNS	I2C1_CLK
AUDIO PAD16	I2S1_DOUT	VAD_PDM_DIN0	VAD_DIN0	I2C1_DATA
AUDIO PAD17	I2S2_WNSCLK	TDM_CLK	VAD_DIN2	UART_CTS
AUDIO PAD18	I2S2_BCLK	TDM_CLK	VAD_DIN3	UART_RTS
AUDIO PAD19	I2S2_DIN0	TDM_CLK	VAD_DIN4	UART_TX
AUDIO PAD20	I2S2_DOUT	SPDIF0_DIN0	I2C1_DATA	I2C1_CLK
AUDIO PAD21	UART7_TX	SPDIF0_DOUT	I2C1_CLK	
AUDIO PAD22	UART7_RX	SPDIF0_DIN1		
AUDIO PAD23	UART7_TX	SPDIF0_DOUT		I2S_BCH_MCLK
AUDIO PAD24	UART7_RX	SPDIF0_DIN0		I2S_BCH_SDA3
AUDIO PAD25	I2S_BCH_SDA3	SPDIF0_DOUT		I2C1_CLK
AUDIO PAD26	I2S_BCH_WNSCLK	SPDIF0_DIN0		I2S_BCH_MCLK
AUDIO PAD27	I2S_BCH_SDA1	SPDIF1_DOUT		I2S_BCH_SDA3
AUDIO PAD28	I2S_BCH_SDA2	SPDIF1_DIN0		I2S_BCH_SDA1
AUDIO PAD29	I2S_BCH_SDA1	TDM_CLK	I2C0_DATA	I2S0_MCLK