pfc-r8a7794.c 62 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * arch/arm/cpu/armv7/rmobile/pfc-r8a7794.c
  4. * This file is r8a7794 processor support - PFC hardware block.
  5. *
  6. * Copyright (C) 2014 Renesas Electronics Corporation
  7. */
  8. #include <common.h>
  9. #include <sh_pfc.h>
  10. #include <asm/gpio.h>
  11. #define CPU_32_PORT(fn, pfx, sfx) \
  12. PORT_10(fn, pfx, sfx), PORT_10(fn, pfx##1, sfx), \
  13. PORT_10(fn, pfx##2, sfx), PORT_1(fn, pfx##30, sfx), \
  14. PORT_1(fn, pfx##31, sfx)
  15. #define CPU_26_PORT(fn, pfx, sfx) \
  16. PORT_10(fn, pfx, sfx), PORT_10(fn, pfx##1, sfx), \
  17. PORT_1(fn, pfx##20, sfx), PORT_1(fn, pfx##21, sfx), \
  18. PORT_1(fn, pfx##22, sfx), PORT_1(fn, pfx##23, sfx), \
  19. PORT_1(fn, pfx##24, sfx), PORT_1(fn, pfx##25, sfx)
  20. #define CPU_28_PORT(fn, pfx, sfx) \
  21. PORT_10(fn, pfx, sfx), PORT_10(fn, pfx##1, sfx), \
  22. PORT_1(fn, pfx##20, sfx), PORT_1(fn, pfx##21, sfx), \
  23. PORT_1(fn, pfx##22, sfx), PORT_1(fn, pfx##23, sfx), \
  24. PORT_1(fn, pfx##24, sfx), PORT_1(fn, pfx##25, sfx), \
  25. PORT_1(fn, pfx##26, sfx), PORT_1(fn, pfx##27, sfx)
  26. /*
  27. * GP_0_0_DATA -> GP_6_25_DATA
  28. * (except for GP1[26],GP1[27],GP1[28],GP1[29]),GP1[30],GP1[31]
  29. * GP5[28],GP5[29]),GP5[30],GP5[31],GP6[26],GP6[27],GP6[28],
  30. * GP6[29]),GP6[30],GP6[31])
  31. */
  32. #define CPU_ALL_PORT(fn, pfx, sfx) \
  33. CPU_32_PORT(fn, pfx##_0_, sfx), \
  34. CPU_26_PORT(fn, pfx##_1_, sfx), \
  35. CPU_32_PORT(fn, pfx##_2_, sfx), \
  36. CPU_32_PORT(fn, pfx##_3_, sfx), \
  37. CPU_32_PORT(fn, pfx##_4_, sfx), \
  38. CPU_28_PORT(fn, pfx##_5_, sfx), \
  39. CPU_26_PORT(fn, pfx##_6_, sfx)
  40. #define _GP_GPIO(pfx, sfx) PINMUX_GPIO(GPIO_GP##pfx, GP##pfx##_DATA)
  41. #define _GP_DATA(pfx, sfx) PINMUX_DATA(GP##pfx##_DATA, GP##pfx##_FN, \
  42. GP##pfx##_IN, GP##pfx##_OUT)
  43. #define _GP_INOUTSEL(pfx, sfx) GP##pfx##_IN, GP##pfx##_OUT
  44. #define _GP_INDT(pfx, sfx) GP##pfx##_DATA
  45. #define GP_ALL(str) CPU_ALL_PORT(_PORT_ALL, GP, str)
  46. #define PINMUX_GPIO_GP_ALL() CPU_ALL_PORT(_GP_GPIO, , unused)
  47. #define PINMUX_DATA_GP_ALL() CPU_ALL_PORT(_GP_DATA, , unused)
  48. #define PORT_10_REV(fn, pfx, sfx) \
  49. PORT_1(fn, pfx##9, sfx), PORT_1(fn, pfx##8, sfx), \
  50. PORT_1(fn, pfx##7, sfx), PORT_1(fn, pfx##6, sfx), \
  51. PORT_1(fn, pfx##5, sfx), PORT_1(fn, pfx##4, sfx), \
  52. PORT_1(fn, pfx##3, sfx), PORT_1(fn, pfx##2, sfx), \
  53. PORT_1(fn, pfx##1, sfx), PORT_1(fn, pfx##0, sfx)
  54. #define CPU_32_PORT_REV(fn, pfx, sfx) \
  55. PORT_1(fn, pfx##31, sfx), PORT_1(fn, pfx##30, sfx), \
  56. PORT_10_REV(fn, pfx##2, sfx), PORT_10_REV(fn, pfx##1, sfx), \
  57. PORT_10_REV(fn, pfx, sfx)
  58. #define GP_INOUTSEL(bank) CPU_32_PORT_REV(_GP_INOUTSEL, _##bank##_, unused)
  59. #define GP_INDT(bank) CPU_32_PORT_REV(_GP_INDT, _##bank##_, unused)
  60. #define PINMUX_IPSR_DATA(ipsr, fn) PINMUX_DATA(fn##_MARK, FN_##ipsr, FN_##fn)
  61. #define PINMUX_IPSR_MODSEL_DATA(ipsr, fn, ms) PINMUX_DATA(fn##_MARK, FN_##ms, \
  62. FN_##ipsr, FN_##fn)
  63. enum {
  64. PINMUX_RESERVED = 0,
  65. PINMUX_DATA_BEGIN,
  66. GP_ALL(DATA),
  67. PINMUX_DATA_END,
  68. PINMUX_INPUT_BEGIN,
  69. GP_ALL(IN),
  70. PINMUX_INPUT_END,
  71. PINMUX_OUTPUT_BEGIN,
  72. GP_ALL(OUT),
  73. PINMUX_OUTPUT_END,
  74. PINMUX_FUNCTION_BEGIN,
  75. GP_ALL(FN),
  76. /* GPSR0 */
  77. FN_IP0_23_22, FN_IP0_24, FN_IP0_25, FN_IP0_27_26, FN_IP0_29_28,
  78. FN_IP0_31_30, FN_IP1_1_0, FN_IP1_3_2, FN_IP1_5_4, FN_IP1_7_6,
  79. FN_IP1_10_8, FN_IP1_12_11, FN_IP1_14_13, FN_IP1_17_15, FN_IP1_19_18,
  80. FN_IP1_21_20, FN_IP1_23_22, FN_IP1_24, FN_A2, FN_IP1_26, FN_IP1_27,
  81. FN_IP1_29_28, FN_IP1_31_30, FN_IP2_1_0, FN_IP2_3_2, FN_IP2_5_4,
  82. FN_IP2_7_6, FN_IP2_9_8, FN_IP2_11_10, FN_IP2_13_12, FN_IP2_15_14,
  83. FN_IP2_17_16,
  84. /* GPSR1 */
  85. FN_IP2_20_18, FN_IP2_23_21, FN_IP2_26_24, FN_IP2_29_27, FN_IP2_31_30,
  86. FN_IP3_1_0, FN_IP3_3_2, FN_IP3_5_4, FN_IP3_7_6, FN_IP3_9_8, FN_IP3_10,
  87. FN_IP3_11, FN_IP3_12, FN_IP3_14_13, FN_IP3_17_15, FN_IP3_20_18,
  88. FN_IP3_23_21, FN_IP3_26_24, FN_IP3_29_27, FN_IP3_30, FN_IP3_31,
  89. FN_WE0_N, FN_WE1_N, FN_IP4_1_0 , FN_IP7_31, FN_DACK0,
  90. /* GPSR2 */
  91. FN_IP4_4_2, FN_IP4_7_5, FN_IP4_9_8, FN_IP4_11_10, FN_IP4_13_12,
  92. FN_IP4_15_14, FN_IP4_17_16, FN_IP4_19_18, FN_IP4_22_20, FN_IP4_25_23,
  93. FN_IP4_27_26, FN_IP4_29_28, FN_IP4_31_30, FN_IP5_1_0, FN_IP5_3_2,
  94. FN_IP5_5_4, FN_IP5_8_6, FN_IP5_11_9, FN_IP5_13_12, FN_IP5_15_14,
  95. FN_IP5_17_16, FN_IP5_19_18, FN_IP5_21_20, FN_IP5_23_22, FN_IP5_25_24,
  96. FN_IP5_27_26, FN_IP5_29_28, FN_IP5_31_30, FN_IP6_1_0, FN_IP6_3_2,
  97. FN_IP6_5_4, FN_IP6_7_6,
  98. /* GPSR3 */
  99. FN_IP6_8, FN_IP6_9, FN_IP6_10, FN_IP6_11, FN_IP6_12, FN_IP6_13,
  100. FN_IP6_14, FN_IP6_15, FN_IP6_16, FN_IP6_19_17, FN_IP6_22_20,
  101. FN_IP6_25_23, FN_IP6_28_26, FN_IP6_31_29, FN_IP7_2_0, FN_IP7_5_3,
  102. FN_IP7_8_6, FN_IP7_11_9, FN_IP7_14_12, FN_IP7_17_15, FN_IP7_20_18,
  103. FN_IP7_23_21, FN_IP7_26_24, FN_IP7_29_27, FN_IP8_2_0, FN_IP8_5_3,
  104. FN_IP8_8_6, FN_IP8_11_9, FN_IP8_14_12, FN_IP8_16_15, FN_IP8_19_17,
  105. FN_IP8_22_20,
  106. /* GPSR4 */
  107. FN_IP8_25_23, FN_IP8_28_26, FN_IP8_31_29, FN_IP9_2_0, FN_IP9_5_3,
  108. FN_IP9_8_6, FN_IP9_11_9, FN_IP9_14_12, FN_IP9_16_15, FN_IP9_18_17,
  109. FN_IP9_21_19, FN_IP9_24_22, FN_IP9_27_25, FN_IP9_30_28, FN_IP10_2_0,
  110. FN_IP10_5_3, FN_IP10_8_6, FN_IP10_11_9, FN_IP10_14_12, FN_IP10_17_15,
  111. FN_IP10_20_18, FN_IP10_23_21, FN_IP10_26_24, FN_IP10_29_27,
  112. FN_IP10_31_30, FN_IP11_2_0, FN_IP11_5_3, FN_IP11_7_6, FN_IP11_10_8,
  113. FN_IP11_13_11, FN_IP11_15_14, FN_IP11_17_16,
  114. /* GPSR5 */
  115. FN_IP11_20_18, FN_IP11_23_21, FN_IP11_26_24, FN_IP11_29_27, FN_IP12_2_0,
  116. FN_IP12_5_3, FN_IP12_8_6, FN_IP12_10_9, FN_IP12_12_11, FN_IP12_14_13,
  117. FN_IP12_17_15, FN_IP12_20_18, FN_IP12_23_21, FN_IP12_26_24,
  118. FN_IP12_29_27, FN_IP13_2_0, FN_IP13_5_3, FN_IP13_8_6, FN_IP13_11_9,
  119. FN_IP13_14_12, FN_IP13_17_15, FN_IP13_20_18, FN_IP13_23_21,
  120. FN_IP13_26_24, FN_USB0_PWEN, FN_USB0_OVC, FN_USB1_PWEN, FN_USB1_OVC,
  121. /* GPSR6 */
  122. FN_SD0_CLK, FN_SD0_CMD, FN_SD0_DATA0, FN_SD0_DATA1, FN_SD0_DATA2,
  123. FN_SD0_DATA3, FN_SD0_CD, FN_SD0_WP, FN_SD1_CLK, FN_SD1_CMD,
  124. FN_SD1_DATA0, FN_SD1_DATA1, FN_SD1_DATA2, FN_SD1_DATA3, FN_IP0_0,
  125. FN_IP0_9_8, FN_IP0_10, FN_IP0_11, FN_IP0_12, FN_IP0_13, FN_IP0_14,
  126. FN_IP0_15, FN_IP0_16, FN_IP0_17, FN_IP0_19_18, FN_IP0_21_20,
  127. /* IPSR0 */
  128. FN_SD1_CD, FN_CAN0_RX, FN_SD1_WP, FN_IRQ7, FN_CAN0_TX, FN_MMC_CLK,
  129. FN_SD2_CLK, FN_MMC_CMD, FN_SD2_CMD, FN_MMC_D0, FN_SD2_DATA0, FN_MMC_D1,
  130. FN_SD2_DATA1, FN_MMC_D2, FN_SD2_DATA2, FN_MMC_D3, FN_SD2_DATA3,
  131. FN_MMC_D4, FN_SD2_CD, FN_MMC_D5, FN_SD2_WP, FN_MMC_D6, FN_SCIF0_RXD,
  132. FN_I2C2_SCL_B, FN_CAN1_RX, FN_MMC_D7, FN_SCIF0_TXD, FN_I2C2_SDA_B,
  133. FN_CAN1_TX, FN_D0, FN_SCIFA3_SCK_B, FN_IRQ4, FN_D1, FN_SCIFA3_RXD_B,
  134. FN_D2, FN_SCIFA3_TXD_B, FN_D3, FN_I2C3_SCL_B, FN_SCIF5_RXD_B, FN_D4,
  135. FN_I2C3_SDA_B, FN_SCIF5_TXD_B, FN_D5, FN_SCIF4_RXD_B, FN_I2C0_SCL_D,
  136. /*
  137. * From IPSR1 to IPSR5 have been removed because they does not use.
  138. */
  139. /* IPSR6 */
  140. FN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE, FN_CC50_STATE28,
  141. FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, FN_CC50_STATE29,
  142. FN_DU0_DISP, FN_QPOLA, FN_CC50_STATE30, FN_DU0_CDE, FN_QPOLB,
  143. FN_CC50_STATE31, FN_VI0_CLK, FN_AVB_RX_CLK, FN_VI0_DATA0_VI0_B0,
  144. FN_AVB_RX_DV, FN_VI0_DATA1_VI0_B1, FN_AVB_RXD0, FN_VI0_DATA2_VI0_B2,
  145. FN_AVB_RXD1, FN_VI0_DATA3_VI0_B3, FN_AVB_RXD2, FN_VI0_DATA4_VI0_B4,
  146. FN_AVB_RXD3, FN_VI0_DATA5_VI0_B5, FN_AVB_RXD4, FN_VI0_DATA6_VI0_B6,
  147. FN_AVB_RXD5, FN_VI0_DATA7_VI0_B7, FN_AVB_RXD6, FN_VI0_CLKENB,
  148. FN_I2C3_SCL, FN_SCIFA5_RXD_C, FN_IETX_C, FN_AVB_RXD7, FN_VI0_FIELD,
  149. FN_I2C3_SDA, FN_SCIFA5_TXD_C, FN_IECLK_C, FN_AVB_RX_ER, FN_VI0_HSYNC_N,
  150. FN_SCIF0_RXD_B, FN_I2C0_SCL_C, FN_IERX_C, FN_AVB_COL, FN_VI0_VSYNC_N,
  151. FN_SCIF0_TXD_B, FN_I2C0_SDA_C, FN_AUDIO_CLKOUT_B, FN_AVB_TX_EN,
  152. FN_ETH_MDIO, FN_VI0_G0, FN_MSIOF2_RXD_B, FN_IIC0_SCL_D, FN_AVB_TX_CLK,
  153. FN_ADIDATA, FN_AD_DI,
  154. /* IPSR7 */
  155. FN_ETH_CRS_DV, FN_VI0_G1, FN_MSIOF2_TXD_B, FN_IIC0_SDA_D, FN_AVB_TXD0,
  156. FN_ADICS_SAMP, FN_AD_DO, FN_ETH_RX_ER, FN_VI0_G2, FN_MSIOF2_SCK_B,
  157. FN_CAN0_RX_B, FN_AVB_TXD1, FN_ADICLK, FN_AD_CLK, FN_ETH_RXD0, FN_VI0_G3,
  158. FN_MSIOF2_SYNC_B, FN_CAN0_TX_B, FN_AVB_TXD2, FN_ADICHS0, FN_AD_NCS_N,
  159. FN_ETH_RXD1, FN_VI0_G4, FN_MSIOF2_SS1_B, FN_SCIF4_RXD_D, FN_AVB_TXD3,
  160. FN_ADICHS1, FN_ETH_LINK, FN_VI0_G5, FN_MSIOF2_SS2_B, FN_SCIF4_TXD_D,
  161. FN_AVB_TXD4, FN_ADICHS2, FN_ETH_REFCLK, FN_VI0_G6, FN_SCIF2_SCK_C,
  162. FN_AVB_TXD5, FN_SSI_SCK5_B, FN_ETH_TXD1, FN_VI0_G7, FN_SCIF2_RXD_C,
  163. FN_IIC1_SCL_D, FN_AVB_TXD6, FN_SSI_WS5_B, FN_ETH_TX_EN, FN_VI0_R0,
  164. FN_SCIF2_TXD_C, FN_IIC1_SDA_D, FN_AVB_TXD7, FN_SSI_SDATA5_B,
  165. FN_ETH_MAGIC, FN_VI0_R1, FN_SCIF3_SCK_B, FN_AVB_TX_ER, FN_SSI_SCK6_B,
  166. FN_ETH_TXD0, FN_VI0_R2, FN_SCIF3_RXD_B, FN_I2C4_SCL_E, FN_AVB_GTX_CLK,
  167. FN_SSI_WS6_B, FN_DREQ0_N, FN_SCIFB1_RXD,
  168. /* IPSR8 */
  169. FN_ETH_MDC, FN_VI0_R3, FN_SCIF3_TXD_B, FN_I2C4_SDA_E, FN_AVB_MDC,
  170. FN_SSI_SDATA6_B, FN_HSCIF0_HRX, FN_VI0_R4, FN_I2C1_SCL_C,
  171. FN_AUDIO_CLKA_B, FN_AVB_MDIO, FN_SSI_SCK78_B, FN_HSCIF0_HTX,
  172. FN_VI0_R5, FN_I2C1_SDA_C, FN_AUDIO_CLKB_B, FN_AVB_LINK, FN_SSI_WS78_B,
  173. FN_HSCIF0_HCTS_N, FN_VI0_R6, FN_SCIF0_RXD_D, FN_I2C0_SCL_E,
  174. FN_AVB_MAGIC, FN_SSI_SDATA7_B, FN_HSCIF0_HRTS_N, FN_VI0_R7,
  175. FN_SCIF0_TXD_D, FN_I2C0_SDA_E, FN_AVB_PHY_INT, FN_SSI_SDATA8_B,
  176. FN_HSCIF0_HSCK, FN_SCIF_CLK_B, FN_AVB_CRS, FN_AUDIO_CLKC_B,
  177. FN_I2C0_SCL, FN_SCIF0_RXD_C, FN_PWM5, FN_TCLK1_B, FN_AVB_GTXREFCLK,
  178. FN_CAN1_RX_D, FN_TPUTO0_B, FN_I2C0_SDA, FN_SCIF0_TXD_C, FN_TPUTO0,
  179. FN_CAN_CLK, FN_DVC_MUTE, FN_CAN1_TX_D, FN_I2C1_SCL, FN_SCIF4_RXD,
  180. FN_PWM5_B, FN_DU1_DR0, FN_RIF1_SYNC_B, FN_TS_SDATA_D, FN_TPUTO1_B,
  181. FN_I2C1_SDA, FN_SCIF4_TXD, FN_IRQ5, FN_DU1_DR1, FN_RIF1_CLK_B,
  182. FN_TS_SCK_D, FN_BPFCLK_C, FN_MSIOF0_RXD, FN_SCIF5_RXD, FN_I2C2_SCL_C,
  183. FN_DU1_DR2, FN_RIF1_D0_B, FN_TS_SDEN_D, FN_FMCLK_C, FN_RDS_CLK,
  184. /*
  185. * From IPSR9 to IPSR10 have been removed because they does not use.
  186. */
  187. /* IPSR11 */
  188. FN_SSI_WS5, FN_SCIFA3_RXD, FN_I2C3_SCL_C, FN_DU1_DOTCLKOUT0,
  189. FN_CAN_DEBUGOUT11, FN_SSI_SDATA5, FN_SCIFA3_TXD, FN_I2C3_SDA_C,
  190. FN_DU1_DOTCLKOUT1, FN_CAN_DEBUGOUT12, FN_SSI_SCK6, FN_SCIFA1_SCK_B,
  191. FN_DU1_EXHSYNC_DU1_HSYNC, FN_CAN_DEBUGOUT13, FN_SSI_WS6,
  192. FN_SCIFA1_RXD_B, FN_I2C4_SCL_C, FN_DU1_EXVSYNC_DU1_VSYNC,
  193. FN_CAN_DEBUGOUT14, FN_SSI_SDATA6, FN_SCIFA1_TXD_B, FN_I2C4_SDA_C,
  194. FN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_CAN_DEBUGOUT15, FN_SSI_SCK78,
  195. FN_SCIFA2_SCK_B, FN_IIC0_SDA_C, FN_DU1_DISP, FN_SSI_WS78,
  196. FN_SCIFA2_RXD_B, FN_IIC0_SCL_C, FN_DU1_CDE, FN_SSI_SDATA7,
  197. FN_SCIFA2_TXD_B, FN_IRQ8, FN_AUDIO_CLKA_D, FN_CAN_CLK_D, FN_PCMOE_N,
  198. FN_SSI_SCK0129, FN_MSIOF1_RXD_B, FN_SCIF5_RXD_D, FN_ADIDATA_B,
  199. FN_AD_DI_B, FN_PCMWE_N, FN_SSI_WS0129, FN_MSIOF1_TXD_B, FN_SCIF5_TXD_D,
  200. FN_ADICS_SAMP_B, FN_AD_DO_B, FN_SSI_SDATA0, FN_MSIOF1_SCK_B, FN_PWM0_B,
  201. FN_ADICLK_B, FN_AD_CLK_B,
  202. /*
  203. * From IPSR12 to IPSR13 have been removed because they does not use.
  204. */
  205. /* MOD_SEL */
  206. FN_SEL_ADG_0, FN_SEL_ADG_1, FN_SEL_ADG_2, FN_SEL_ADG_3,
  207. FN_SEL_ADI_0, FN_SEL_ADI_1, FN_SEL_CAN_0, FN_SEL_CAN_1,
  208. FN_SEL_CAN_2, FN_SEL_CAN_3, FN_SEL_DARC_0, FN_SEL_DARC_1,
  209. FN_SEL_DARC_2, FN_SEL_DARC_3, FN_SEL_DARC_4, FN_SEL_DR0_0,
  210. FN_SEL_DR0_1, FN_SEL_DR1_0, FN_SEL_DR1_1, FN_SEL_DR2_0, FN_SEL_DR2_1,
  211. FN_SEL_DR3_0, FN_SEL_DR3_1, FN_SEL_ETH_0, FN_SEL_ETH_1, FN_SEL_FSN_0,
  212. FN_SEL_FSN_1, FN_SEL_I2C00_0, FN_SEL_I2C00_1, FN_SEL_I2C00_2,
  213. FN_SEL_I2C00_3, FN_SEL_I2C00_4, FN_SEL_I2C01_0, FN_SEL_I2C01_1,
  214. FN_SEL_I2C01_2, FN_SEL_I2C01_3, FN_SEL_I2C01_4, FN_SEL_I2C02_0,
  215. FN_SEL_I2C02_1, FN_SEL_I2C02_2, FN_SEL_I2C02_3, FN_SEL_I2C02_4,
  216. FN_SEL_I2C03_0, FN_SEL_I2C03_1, FN_SEL_I2C03_2, FN_SEL_I2C03_3,
  217. FN_SEL_I2C03_4, FN_SEL_I2C04_0, FN_SEL_I2C04_1, FN_SEL_I2C04_2,
  218. FN_SEL_I2C04_3, FN_SEL_I2C04_4, FN_SEL_IIC00_0, FN_SEL_IIC00_1,
  219. FN_SEL_IIC00_2, FN_SEL_IIC00_3, FN_SEL_AVB_0, FN_SEL_AVB_1,
  220. /* MOD_SEL2 */
  221. FN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2, FN_SEL_IIC01_0,
  222. FN_SEL_IIC01_1, FN_SEL_IIC01_2, FN_SEL_IIC01_3, FN_SEL_LBS_0,
  223. FN_SEL_LBS_1, FN_SEL_MSI1_0, FN_SEL_MSI1_1, FN_SEL_MSI2_0,
  224. FN_SEL_MSI2_1, FN_SEL_RAD_0, FN_SEL_RAD_1, FN_SEL_RCN_0,
  225. FN_SEL_RCN_1, FN_SEL_RSP_0, FN_SEL_RSP_1, FN_SEL_SCIFA0_0,
  226. FN_SEL_SCIFA0_1, FN_SEL_SCIFA0_2, FN_SEL_SCIFA0_3, FN_SEL_SCIFA1_0,
  227. FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2, FN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1,
  228. FN_SEL_SCIFA3_0, FN_SEL_SCIFA3_1, FN_SEL_SCIFA4_0, FN_SEL_SCIFA4_1,
  229. FN_SEL_SCIFA4_2, FN_SEL_SCIFA4_3, FN_SEL_SCIFA5_0, FN_SEL_SCIFA5_1,
  230. FN_SEL_SCIFA5_2, FN_SEL_SCIFA5_3, FN_SEL_SPDM_0, FN_SEL_SPDM_1,
  231. FN_SEL_TMU_0, FN_SEL_TMU_1, FN_SEL_TSIF0_0, FN_SEL_TSIF0_1,
  232. FN_SEL_TSIF0_2, FN_SEL_TSIF0_3, FN_SEL_CAN0_0, FN_SEL_CAN0_1,
  233. FN_SEL_CAN0_2, FN_SEL_CAN0_3, FN_SEL_CAN1_0, FN_SEL_CAN1_1,
  234. FN_SEL_CAN1_2, FN_SEL_CAN1_3, FN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,
  235. FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1, FN_SEL_RDS_0, FN_SEL_RDS_1,
  236. FN_SEL_RDS_2, FN_SEL_RDS_3,
  237. /* MOD_SEL3 */
  238. FN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,
  239. FN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, FN_SEL_SCIF2_0,
  240. FN_SEL_SCIF2_1, FN_SEL_SCIF2_2, FN_SEL_SCIF3_0, FN_SEL_SCIF3_1,
  241. FN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,
  242. FN_SEL_SCIF4_4, FN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2,
  243. FN_SEL_SCIF5_3, FN_SEL_SSI1_0, FN_SEL_SSI1_1, FN_SEL_SSI2_0,
  244. FN_SEL_SSI2_1, FN_SEL_SSI4_0, FN_SEL_SSI4_1, FN_SEL_SSI5_0,
  245. FN_SEL_SSI5_1, FN_SEL_SSI6_0, FN_SEL_SSI6_1, FN_SEL_SSI7_0,
  246. FN_SEL_SSI7_1, FN_SEL_SSI8_0, FN_SEL_SSI8_1, FN_SEL_SSI9_0,
  247. FN_SEL_SSI9_1,
  248. PINMUX_FUNCTION_END,
  249. PINMUX_MARK_BEGIN,
  250. A2_MARK, WE0_N_MARK, WE1_N_MARK, DACK0_MARK,
  251. USB0_PWEN_MARK, USB0_OVC_MARK, USB1_PWEN_MARK, USB1_OVC_MARK,
  252. SD0_CLK_MARK, SD0_CMD_MARK, SD0_DATA0_MARK, SD0_DATA1_MARK,
  253. SD0_DATA2_MARK, SD0_DATA3_MARK, SD0_CD_MARK, SD0_WP_MARK,
  254. SD1_CLK_MARK, SD1_CMD_MARK, SD1_DATA0_MARK, SD1_DATA1_MARK,
  255. SD1_DATA2_MARK, SD1_DATA3_MARK,
  256. /* IPSR0 */
  257. SD1_CD_MARK, CAN0_RX_MARK, SD1_WP_MARK, IRQ7_MARK, CAN0_TX_MARK,
  258. MMC_CLK_MARK, SD2_CLK_MARK, MMC_CMD_MARK, SD2_CMD_MARK, MMC_D0_MARK,
  259. SD2_DATA0_MARK, MMC_D1_MARK, SD2_DATA1_MARK, MMC_D2_MARK,
  260. SD2_DATA2_MARK, MMC_D3_MARK, SD2_DATA3_MARK, MMC_D4_MARK, SD2_CD_MARK,
  261. MMC_D5_MARK, SD2_WP_MARK, MMC_D6_MARK, SCIF0_RXD_MARK, I2C2_SCL_B_MARK,
  262. CAN1_RX_MARK, MMC_D7_MARK, SCIF0_TXD_MARK, I2C2_SDA_B_MARK,
  263. CAN1_TX_MARK, D0_MARK, SCIFA3_SCK_B_MARK, IRQ4_MARK, D1_MARK,
  264. SCIFA3_RXD_B_MARK, D2_MARK, SCIFA3_TXD_B_MARK, D3_MARK, I2C3_SCL_B_MARK,
  265. SCIF5_RXD_B_MARK, D4_MARK, I2C3_SDA_B_MARK, SCIF5_TXD_B_MARK, D5_MARK,
  266. SCIF4_RXD_B_MARK, I2C0_SCL_D_MARK,
  267. /*
  268. * From IPSR1 to IPSR5 have been removed because they does not use.
  269. */
  270. /* IPSR6 */
  271. DU0_EXVSYNC_DU0_VSYNC_MARK, QSTB_QHE_MARK, CC50_STATE28_MARK,
  272. DU0_EXODDF_DU0_ODDF_DISP_CDE_MARK, QCPV_QDE_MARK, CC50_STATE29_MARK,
  273. DU0_DISP_MARK, QPOLA_MARK, CC50_STATE30_MARK, DU0_CDE_MARK, QPOLB_MARK,
  274. CC50_STATE31_MARK, VI0_CLK_MARK, AVB_RX_CLK_MARK, VI0_DATA0_VI0_B0_MARK,
  275. AVB_RX_DV_MARK, VI0_DATA1_VI0_B1_MARK, AVB_RXD0_MARK,
  276. VI0_DATA2_VI0_B2_MARK, AVB_RXD1_MARK, VI0_DATA3_VI0_B3_MARK,
  277. AVB_RXD2_MARK, VI0_DATA4_VI0_B4_MARK, AVB_RXD3_MARK,
  278. VI0_DATA5_VI0_B5_MARK, AVB_RXD4_MARK, VI0_DATA6_VI0_B6_MARK,
  279. AVB_RXD5_MARK, VI0_DATA7_VI0_B7_MARK, AVB_RXD6_MARK, VI0_CLKENB_MARK,
  280. I2C3_SCL_MARK, SCIFA5_RXD_C_MARK, IETX_C_MARK, AVB_RXD7_MARK,
  281. VI0_FIELD_MARK, I2C3_SDA_MARK, SCIFA5_TXD_C_MARK, IECLK_C_MARK,
  282. AVB_RX_ER_MARK, VI0_HSYNC_N_MARK, SCIF0_RXD_B_MARK, I2C0_SCL_C_MARK,
  283. IERX_C_MARK, AVB_COL_MARK, VI0_VSYNC_N_MARK, SCIF0_TXD_B_MARK,
  284. I2C0_SDA_C_MARK, AUDIO_CLKOUT_B_MARK, AVB_TX_EN_MARK, ETH_MDIO_MARK,
  285. VI0_G0_MARK, MSIOF2_RXD_B_MARK, IIC0_SCL_D_MARK, AVB_TX_CLK_MARK,
  286. ADIDATA_MARK, AD_DI_MARK,
  287. /* IPSR7 */
  288. ETH_CRS_DV_MARK, VI0_G1_MARK, MSIOF2_TXD_B_MARK, IIC0_SDA_D_MARK,
  289. AVB_TXD0_MARK, ADICS_SAMP_MARK, AD_DO_MARK, ETH_RX_ER_MARK, VI0_G2_MARK,
  290. MSIOF2_SCK_B_MARK, CAN0_RX_B_MARK, AVB_TXD1_MARK, ADICLK_MARK,
  291. AD_CLK_MARK, ETH_RXD0_MARK, VI0_G3_MARK, MSIOF2_SYNC_B_MARK,
  292. CAN0_TX_B_MARK, AVB_TXD2_MARK, ADICHS0_MARK, AD_NCS_N_MARK,
  293. ETH_RXD1_MARK, VI0_G4_MARK, MSIOF2_SS1_B_MARK, SCIF4_RXD_D_MARK,
  294. AVB_TXD3_MARK, ADICHS1_MARK, ETH_LINK_MARK, VI0_G5_MARK,
  295. MSIOF2_SS2_B_MARK, SCIF4_TXD_D_MARK, AVB_TXD4_MARK, ADICHS2_MARK,
  296. ETH_REFCLK_MARK, VI0_G6_MARK, SCIF2_SCK_C_MARK, AVB_TXD5_MARK,
  297. SSI_SCK5_B_MARK, ETH_TXD1_MARK, VI0_G7_MARK, SCIF2_RXD_C_MARK,
  298. IIC1_SCL_D_MARK, AVB_TXD6_MARK, SSI_WS5_B_MARK, ETH_TX_EN_MARK,
  299. VI0_R0_MARK, SCIF2_TXD_C_MARK, IIC1_SDA_D_MARK, AVB_TXD7_MARK,
  300. SSI_SDATA5_B_MARK, ETH_MAGIC_MARK, VI0_R1_MARK, SCIF3_SCK_B_MARK,
  301. AVB_TX_ER_MARK, SSI_SCK6_B_MARK, ETH_TXD0_MARK, VI0_R2_MARK,
  302. SCIF3_RXD_B_MARK, I2C4_SCL_E_MARK, AVB_GTX_CLK_MARK, SSI_WS6_B_MARK,
  303. DREQ0_N_MARK, SCIFB1_RXD_MARK,
  304. /* IPSR8 */
  305. ETH_MDC_MARK, VI0_R3_MARK, SCIF3_TXD_B_MARK, I2C4_SDA_E_MARK,
  306. AVB_MDC_MARK, SSI_SDATA6_B_MARK, HSCIF0_HRX_MARK, VI0_R4_MARK,
  307. I2C1_SCL_C_MARK, AUDIO_CLKA_B_MARK, AVB_MDIO_MARK, SSI_SCK78_B_MARK,
  308. HSCIF0_HTX_MARK, VI0_R5_MARK, I2C1_SDA_C_MARK, AUDIO_CLKB_B_MARK,
  309. AVB_LINK_MARK, SSI_WS78_B_MARK, HSCIF0_HCTS_N_MARK, VI0_R6_MARK,
  310. SCIF0_RXD_D_MARK, I2C0_SCL_E_MARK, AVB_MAGIC_MARK, SSI_SDATA7_B_MARK,
  311. HSCIF0_HRTS_N_MARK, VI0_R7_MARK, SCIF0_TXD_D_MARK, I2C0_SDA_E_MARK,
  312. AVB_PHY_INT_MARK, SSI_SDATA8_B_MARK,
  313. HSCIF0_HSCK_MARK, SCIF_CLK_B_MARK, AVB_CRS_MARK, AUDIO_CLKC_B_MARK,
  314. I2C0_SCL_MARK, SCIF0_RXD_C_MARK, PWM5_MARK, TCLK1_B_MARK,
  315. AVB_GTXREFCLK_MARK, CAN1_RX_D_MARK, TPUTO0_B_MARK, I2C0_SDA_MARK,
  316. SCIF0_TXD_C_MARK, TPUTO0_MARK, CAN_CLK_MARK, DVC_MUTE_MARK,
  317. CAN1_TX_D_MARK, I2C1_SCL_MARK, SCIF4_RXD_MARK, PWM5_B_MARK,
  318. DU1_DR0_MARK, RIF1_SYNC_B_MARK, TS_SDATA_D_MARK, TPUTO1_B_MARK,
  319. I2C1_SDA_MARK, SCIF4_TXD_MARK, IRQ5_MARK, DU1_DR1_MARK, RIF1_CLK_B_MARK,
  320. TS_SCK_D_MARK, BPFCLK_C_MARK, MSIOF0_RXD_MARK, SCIF5_RXD_MARK,
  321. I2C2_SCL_C_MARK, DU1_DR2_MARK, RIF1_D0_B_MARK, TS_SDEN_D_MARK,
  322. FMCLK_C_MARK, RDS_CLK_MARK,
  323. /*
  324. * From IPSR9 to IPSR10 have been removed because they does not use.
  325. */
  326. /* IPSR11 */
  327. SSI_WS5_MARK, SCIFA3_RXD_MARK, I2C3_SCL_C_MARK, DU1_DOTCLKOUT0_MARK,
  328. CAN_DEBUGOUT11_MARK, SSI_SDATA5_MARK, SCIFA3_TXD_MARK, I2C3_SDA_C_MARK,
  329. DU1_DOTCLKOUT1_MARK, CAN_DEBUGOUT12_MARK, SSI_SCK6_MARK,
  330. SCIFA1_SCK_B_MARK, DU1_EXHSYNC_DU1_HSYNC_MARK, CAN_DEBUGOUT13_MARK,
  331. SSI_WS6_MARK, SCIFA1_RXD_B_MARK, I2C4_SCL_C_MARK,
  332. DU1_EXVSYNC_DU1_VSYNC_MARK, CAN_DEBUGOUT14_MARK, SSI_SDATA6_MARK,
  333. SCIFA1_TXD_B_MARK, I2C4_SDA_C_MARK, DU1_EXODDF_DU1_ODDF_DISP_CDE_MARK,
  334. CAN_DEBUGOUT15_MARK, SSI_SCK78_MARK, SCIFA2_SCK_B_MARK, IIC0_SDA_C_MARK,
  335. DU1_DISP_MARK, SSI_WS78_MARK, SCIFA2_RXD_B_MARK, IIC0_SCL_C_MARK,
  336. DU1_CDE_MARK, SSI_SDATA7_MARK, SCIFA2_TXD_B_MARK, IRQ8_MARK,
  337. AUDIO_CLKA_D_MARK, CAN_CLK_D_MARK, PCMOE_N_MARK, SSI_SCK0129_MARK,
  338. MSIOF1_RXD_B_MARK, SCIF5_RXD_D_MARK, ADIDATA_B_MARK, AD_DI_B_MARK,
  339. PCMWE_N_MARK, SSI_WS0129_MARK, MSIOF1_TXD_B_MARK, SCIF5_TXD_D_MARK,
  340. ADICS_SAMP_B_MARK, AD_DO_B_MARK, SSI_SDATA0_MARK, MSIOF1_SCK_B_MARK,
  341. PWM0_B_MARK, ADICLK_B_MARK, AD_CLK_B_MARK,
  342. /*
  343. * From IPSR12 to IPSR13 have been removed because they does not use.
  344. */
  345. PINMUX_MARK_END,
  346. };
  347. static pinmux_enum_t pinmux_data[] = {
  348. PINMUX_DATA_GP_ALL(), /* PINMUX_DATA(GP_M_N_DATA, GP_M_N_FN...), */
  349. PINMUX_DATA(A2_MARK, FN_A2),
  350. PINMUX_DATA(WE0_N_MARK, FN_WE0_N),
  351. PINMUX_DATA(WE1_N_MARK, FN_WE1_N),
  352. PINMUX_DATA(DACK0_MARK, FN_DACK0),
  353. PINMUX_DATA(USB0_PWEN_MARK, FN_USB0_PWEN),
  354. PINMUX_DATA(USB0_OVC_MARK, FN_USB0_OVC),
  355. PINMUX_DATA(USB1_PWEN_MARK, FN_USB1_PWEN),
  356. PINMUX_DATA(USB1_OVC_MARK, FN_USB1_OVC),
  357. PINMUX_DATA(SD0_CLK_MARK, FN_SD0_CLK),
  358. PINMUX_DATA(SD0_CMD_MARK, FN_SD0_CMD),
  359. PINMUX_DATA(SD0_DATA0_MARK, FN_SD0_DATA0),
  360. PINMUX_DATA(SD0_DATA1_MARK, FN_SD0_DATA1),
  361. PINMUX_DATA(SD0_DATA2_MARK, FN_SD0_DATA2),
  362. PINMUX_DATA(SD0_DATA3_MARK, FN_SD0_DATA3),
  363. PINMUX_DATA(SD0_CD_MARK, FN_SD0_CD),
  364. PINMUX_DATA(SD0_WP_MARK, FN_SD0_WP),
  365. PINMUX_DATA(SD1_CLK_MARK, FN_SD1_CLK),
  366. PINMUX_DATA(SD1_CMD_MARK, FN_SD1_CMD),
  367. PINMUX_DATA(SD1_DATA0_MARK, FN_SD1_DATA0),
  368. PINMUX_DATA(SD1_DATA1_MARK, FN_SD1_DATA1),
  369. PINMUX_DATA(SD1_DATA2_MARK, FN_SD1_DATA2),
  370. PINMUX_DATA(SD1_DATA3_MARK, FN_SD1_DATA3),
  371. /* IPSR0 */
  372. PINMUX_IPSR_DATA(IP0_0, SD1_CD),
  373. PINMUX_IPSR_MODSEL_DATA(IP0_0, CAN0_RX, SEL_CAN0_0),
  374. PINMUX_IPSR_DATA(IP0_9_8, SD1_WP),
  375. PINMUX_IPSR_DATA(IP0_9_8, IRQ7),
  376. PINMUX_IPSR_MODSEL_DATA(IP0_9_8, CAN0_TX, SEL_CAN0_0),
  377. PINMUX_IPSR_DATA(IP0_10, MMC_CLK),
  378. PINMUX_IPSR_DATA(IP0_10, SD2_CLK),
  379. PINMUX_IPSR_DATA(IP0_11, MMC_CMD),
  380. PINMUX_IPSR_DATA(IP0_11, SD2_CMD),
  381. PINMUX_IPSR_DATA(IP0_12, MMC_D0),
  382. PINMUX_IPSR_DATA(IP0_12, SD2_DATA0),
  383. PINMUX_IPSR_DATA(IP0_13, MMC_D1),
  384. PINMUX_IPSR_DATA(IP0_13, SD2_DATA1),
  385. PINMUX_IPSR_DATA(IP0_14, MMC_D2),
  386. PINMUX_IPSR_DATA(IP0_14, SD2_DATA2),
  387. PINMUX_IPSR_DATA(IP0_15, MMC_D3),
  388. PINMUX_IPSR_DATA(IP0_15, SD2_DATA3),
  389. PINMUX_IPSR_DATA(IP0_16, MMC_D4),
  390. PINMUX_IPSR_DATA(IP0_16, SD2_CD),
  391. PINMUX_IPSR_DATA(IP0_17, MMC_D5),
  392. PINMUX_IPSR_DATA(IP0_17, SD2_WP),
  393. PINMUX_IPSR_DATA(IP0_19_18, MMC_D6),
  394. PINMUX_IPSR_MODSEL_DATA(IP0_19_18, SCIF0_RXD, SEL_SCIF0_0),
  395. PINMUX_IPSR_MODSEL_DATA(IP0_19_18, I2C2_SCL_B, SEL_I2C02_1),
  396. PINMUX_IPSR_MODSEL_DATA(IP0_19_18, CAN1_RX, SEL_CAN1_0),
  397. PINMUX_IPSR_DATA(IP0_21_20, MMC_D7),
  398. PINMUX_IPSR_MODSEL_DATA(IP0_21_20, SCIF0_TXD, SEL_SCIF0_0),
  399. PINMUX_IPSR_MODSEL_DATA(IP0_21_20, I2C2_SDA_B, SEL_I2C02_1),
  400. PINMUX_IPSR_MODSEL_DATA(IP0_21_20, CAN1_TX, SEL_CAN1_0),
  401. PINMUX_IPSR_DATA(IP0_23_22, D0),
  402. PINMUX_IPSR_MODSEL_DATA(IP0_23_22, SCIFA3_SCK_B, SEL_SCIFA3_1),
  403. PINMUX_IPSR_DATA(IP0_23_22, IRQ4),
  404. PINMUX_IPSR_DATA(IP0_24, D1),
  405. PINMUX_IPSR_MODSEL_DATA(IP0_24, SCIFA3_RXD_B, SEL_SCIFA3_1),
  406. PINMUX_IPSR_DATA(IP0_25, D2),
  407. PINMUX_IPSR_MODSEL_DATA(IP0_25, SCIFA3_TXD_B, SEL_SCIFA3_1),
  408. PINMUX_IPSR_DATA(IP0_27_26, D3),
  409. PINMUX_IPSR_MODSEL_DATA(IP0_27_26, I2C3_SCL_B, SEL_I2C03_1),
  410. PINMUX_IPSR_MODSEL_DATA(IP0_27_26, SCIF5_RXD_B, SEL_SCIF5_1),
  411. PINMUX_IPSR_DATA(IP0_29_28, D4),
  412. PINMUX_IPSR_MODSEL_DATA(IP0_29_28, I2C3_SDA_B, SEL_I2C03_1),
  413. PINMUX_IPSR_MODSEL_DATA(IP0_29_28, SCIF5_TXD_B, SEL_SCIF5_1),
  414. PINMUX_IPSR_DATA(IP0_31_30, D5),
  415. PINMUX_IPSR_MODSEL_DATA(IP0_31_30, SCIF4_RXD_B, SEL_SCIF4_1),
  416. PINMUX_IPSR_MODSEL_DATA(IP0_31_30, I2C0_SCL_D, SEL_I2C00_3),
  417. /*
  418. * From IPSR1 to IPSR5 have been removed because they does not use.
  419. */
  420. /* IPSR6 */
  421. PINMUX_IPSR_DATA(IP6_1_0, DU0_EXVSYNC_DU0_VSYNC),
  422. PINMUX_IPSR_DATA(IP6_1_0, QSTB_QHE),
  423. PINMUX_IPSR_DATA(IP6_1_0, CC50_STATE28),
  424. PINMUX_IPSR_DATA(IP6_3_2, DU0_EXODDF_DU0_ODDF_DISP_CDE),
  425. PINMUX_IPSR_DATA(IP6_3_2, QCPV_QDE),
  426. PINMUX_IPSR_DATA(IP6_3_2, CC50_STATE29),
  427. PINMUX_IPSR_DATA(IP6_5_4, DU0_DISP),
  428. PINMUX_IPSR_DATA(IP6_5_4, QPOLA),
  429. PINMUX_IPSR_DATA(IP6_5_4, CC50_STATE30),
  430. PINMUX_IPSR_DATA(IP6_7_6, DU0_CDE),
  431. PINMUX_IPSR_DATA(IP6_7_6, QPOLB),
  432. PINMUX_IPSR_DATA(IP6_7_6, CC50_STATE31),
  433. PINMUX_IPSR_DATA(IP6_8, VI0_CLK),
  434. PINMUX_IPSR_DATA(IP6_8, AVB_RX_CLK),
  435. PINMUX_IPSR_DATA(IP6_9, VI0_DATA0_VI0_B0),
  436. PINMUX_IPSR_DATA(IP6_9, AVB_RX_DV),
  437. PINMUX_IPSR_DATA(IP6_10, VI0_DATA1_VI0_B1),
  438. PINMUX_IPSR_DATA(IP6_10, AVB_RXD0),
  439. PINMUX_IPSR_DATA(IP6_11, VI0_DATA2_VI0_B2),
  440. PINMUX_IPSR_DATA(IP6_11, AVB_RXD1),
  441. PINMUX_IPSR_DATA(IP6_12, VI0_DATA3_VI0_B3),
  442. PINMUX_IPSR_DATA(IP6_12, AVB_RXD2),
  443. PINMUX_IPSR_DATA(IP6_13, VI0_DATA4_VI0_B4),
  444. PINMUX_IPSR_DATA(IP6_13, AVB_RXD3),
  445. PINMUX_IPSR_DATA(IP6_14, VI0_DATA5_VI0_B5),
  446. PINMUX_IPSR_DATA(IP6_14, AVB_RXD4),
  447. PINMUX_IPSR_DATA(IP6_15, VI0_DATA6_VI0_B6),
  448. PINMUX_IPSR_DATA(IP6_15, AVB_RXD5),
  449. PINMUX_IPSR_DATA(IP6_16, VI0_DATA7_VI0_B7),
  450. PINMUX_IPSR_DATA(IP6_16, AVB_RXD6),
  451. PINMUX_IPSR_DATA(IP6_19_17, VI0_CLKENB),
  452. PINMUX_IPSR_MODSEL_DATA(IP6_19_17, I2C3_SCL, SEL_I2C03_0),
  453. PINMUX_IPSR_MODSEL_DATA(IP6_19_17, SCIFA5_RXD_C, SEL_SCIFA5_2),
  454. PINMUX_IPSR_MODSEL_DATA(IP6_19_17, IETX_C, SEL_IEB_2),
  455. PINMUX_IPSR_DATA(IP6_19_17, AVB_RXD7),
  456. PINMUX_IPSR_DATA(IP6_22_20, VI0_FIELD),
  457. PINMUX_IPSR_MODSEL_DATA(IP6_22_20, I2C3_SDA, SEL_I2C03_0),
  458. PINMUX_IPSR_MODSEL_DATA(IP6_22_20, SCIFA5_TXD_C, SEL_SCIFA5_2),
  459. PINMUX_IPSR_MODSEL_DATA(IP6_22_20, IECLK_C, SEL_IEB_2),
  460. PINMUX_IPSR_DATA(IP6_22_20, AVB_RX_ER),
  461. PINMUX_IPSR_DATA(IP6_25_23, VI0_HSYNC_N),
  462. PINMUX_IPSR_MODSEL_DATA(IP6_25_23, SCIF0_RXD_B, SEL_SCIF0_1),
  463. PINMUX_IPSR_MODSEL_DATA(IP6_25_23, I2C0_SCL_C, SEL_I2C00_2),
  464. PINMUX_IPSR_MODSEL_DATA(IP6_25_23, IERX_C, SEL_IEB_2),
  465. PINMUX_IPSR_DATA(IP6_25_23, AVB_COL),
  466. PINMUX_IPSR_DATA(IP6_28_26, VI0_VSYNC_N),
  467. PINMUX_IPSR_MODSEL_DATA(IP6_28_26, SCIF0_TXD_B, SEL_SCIF0_1),
  468. PINMUX_IPSR_MODSEL_DATA(IP6_28_26, I2C0_SDA_C, SEL_I2C00_2),
  469. PINMUX_IPSR_MODSEL_DATA(IP6_28_26, AUDIO_CLKOUT_B, SEL_ADG_1),
  470. PINMUX_IPSR_DATA(IP6_28_26, AVB_TX_EN),
  471. PINMUX_IPSR_MODSEL_DATA(IP6_31_29, ETH_MDIO, SEL_ETH_0),
  472. PINMUX_IPSR_DATA(IP6_31_29, VI0_G0),
  473. PINMUX_IPSR_MODSEL_DATA(IP6_31_29, MSIOF2_RXD_B, SEL_MSI2_1),
  474. PINMUX_IPSR_MODSEL_DATA(IP6_31_29, IIC0_SCL_D, SEL_IIC00_3),
  475. PINMUX_IPSR_DATA(IP6_31_29, AVB_TX_CLK),
  476. PINMUX_IPSR_MODSEL_DATA(IP6_31_29, ADIDATA, SEL_RAD_0),
  477. PINMUX_IPSR_MODSEL_DATA(IP6_31_29, AD_DI, SEL_ADI_0),
  478. /* IPSR7 */
  479. PINMUX_IPSR_MODSEL_DATA(IP7_2_0, ETH_CRS_DV, SEL_ETH_0),
  480. PINMUX_IPSR_DATA(IP7_2_0, VI0_G1),
  481. PINMUX_IPSR_MODSEL_DATA(IP7_2_0, MSIOF2_TXD_B, SEL_MSI2_1),
  482. PINMUX_IPSR_MODSEL_DATA(IP7_2_0, IIC0_SDA_D, SEL_IIC00_3),
  483. PINMUX_IPSR_DATA(IP7_2_0, AVB_TXD0),
  484. PINMUX_IPSR_MODSEL_DATA(IP7_2_0, ADICS_SAMP, SEL_RAD_0),
  485. PINMUX_IPSR_MODSEL_DATA(IP7_2_0, AD_DO, SEL_ADI_0),
  486. PINMUX_IPSR_MODSEL_DATA(IP7_5_3, ETH_RX_ER, SEL_ETH_0),
  487. PINMUX_IPSR_DATA(IP7_5_3, VI0_G2),
  488. PINMUX_IPSR_MODSEL_DATA(IP7_5_3, MSIOF2_SCK_B, SEL_MSI2_1),
  489. PINMUX_IPSR_MODSEL_DATA(IP7_5_3, CAN0_RX_B, SEL_CAN0_1),
  490. PINMUX_IPSR_DATA(IP7_5_3, AVB_TXD1),
  491. PINMUX_IPSR_MODSEL_DATA(IP7_5_3, ADICLK, SEL_RAD_0),
  492. PINMUX_IPSR_MODSEL_DATA(IP7_5_3, AD_CLK, SEL_ADI_0),
  493. PINMUX_IPSR_MODSEL_DATA(IP7_8_6, ETH_RXD0, SEL_ETH_0),
  494. PINMUX_IPSR_DATA(IP7_8_6, VI0_G3),
  495. PINMUX_IPSR_MODSEL_DATA(IP7_8_6, MSIOF2_SYNC_B, SEL_MSI2_1),
  496. PINMUX_IPSR_MODSEL_DATA(IP7_8_6, CAN0_TX_B, SEL_CAN0_1),
  497. PINMUX_IPSR_DATA(IP7_8_6, AVB_TXD2),
  498. PINMUX_IPSR_MODSEL_DATA(IP7_8_6, ADICHS0, SEL_RAD_0),
  499. PINMUX_IPSR_MODSEL_DATA(IP7_8_6, AD_NCS_N, SEL_ADI_0),
  500. PINMUX_IPSR_MODSEL_DATA(IP7_11_9, ETH_RXD1, SEL_ETH_0),
  501. PINMUX_IPSR_DATA(IP7_11_9, VI0_G4),
  502. PINMUX_IPSR_MODSEL_DATA(IP7_11_9, MSIOF2_SS1_B, SEL_MSI2_1),
  503. PINMUX_IPSR_MODSEL_DATA(IP7_11_9, SCIF4_RXD_D, SEL_SCIF4_3),
  504. PINMUX_IPSR_DATA(IP7_11_9, AVB_TXD3),
  505. PINMUX_IPSR_MODSEL_DATA(IP7_11_9, ADICHS1, SEL_RAD_0),
  506. PINMUX_IPSR_MODSEL_DATA(IP7_14_12, ETH_LINK, SEL_ETH_0),
  507. PINMUX_IPSR_DATA(IP7_14_12, VI0_G5),
  508. PINMUX_IPSR_MODSEL_DATA(IP7_14_12, MSIOF2_SS2_B, SEL_MSI2_1),
  509. PINMUX_IPSR_MODSEL_DATA(IP7_14_12, SCIF4_TXD_D, SEL_SCIF4_3),
  510. PINMUX_IPSR_DATA(IP7_14_12, AVB_TXD4),
  511. PINMUX_IPSR_MODSEL_DATA(IP7_14_12, ADICHS2, SEL_RAD_0),
  512. PINMUX_IPSR_MODSEL_DATA(IP7_17_15, ETH_REFCLK, SEL_ETH_0),
  513. PINMUX_IPSR_DATA(IP7_17_15, VI0_G6),
  514. PINMUX_IPSR_MODSEL_DATA(IP7_17_15, SCIF2_SCK_C, SEL_SCIF2_2),
  515. PINMUX_IPSR_DATA(IP7_17_15, AVB_TXD5),
  516. PINMUX_IPSR_MODSEL_DATA(IP7_17_15, SSI_SCK5_B, SEL_SSI5_1),
  517. PINMUX_IPSR_MODSEL_DATA(IP7_20_18, ETH_TXD1, SEL_ETH_0),
  518. PINMUX_IPSR_DATA(IP7_20_18, VI0_G7),
  519. PINMUX_IPSR_MODSEL_DATA(IP7_20_18, SCIF2_RXD_C, SEL_SCIF2_2),
  520. PINMUX_IPSR_MODSEL_DATA(IP7_20_18, IIC1_SCL_D, SEL_IIC01_3),
  521. PINMUX_IPSR_DATA(IP7_20_18, AVB_TXD6),
  522. PINMUX_IPSR_MODSEL_DATA(IP7_20_18, SSI_WS5_B, SEL_SSI5_1),
  523. PINMUX_IPSR_MODSEL_DATA(IP7_23_21, ETH_TX_EN, SEL_ETH_0),
  524. PINMUX_IPSR_DATA(IP7_23_21, VI0_R0),
  525. PINMUX_IPSR_MODSEL_DATA(IP7_23_21, SCIF2_TXD_C, SEL_SCIF2_2),
  526. PINMUX_IPSR_MODSEL_DATA(IP7_23_21, IIC1_SDA_D, SEL_IIC01_3),
  527. PINMUX_IPSR_DATA(IP7_23_21, AVB_TXD7),
  528. PINMUX_IPSR_MODSEL_DATA(IP7_23_21, SSI_SDATA5_B, SEL_SSI5_1),
  529. PINMUX_IPSR_MODSEL_DATA(IP7_26_24, ETH_MAGIC, SEL_ETH_0),
  530. PINMUX_IPSR_DATA(IP7_26_24, VI0_R1),
  531. PINMUX_IPSR_MODSEL_DATA(IP7_26_24, SCIF3_SCK_B, SEL_SCIF3_1),
  532. PINMUX_IPSR_DATA(IP7_26_24, AVB_TX_ER),
  533. PINMUX_IPSR_MODSEL_DATA(IP7_26_24, SSI_SCK6_B, SEL_SSI6_1),
  534. PINMUX_IPSR_MODSEL_DATA(IP7_29_27, ETH_TXD0, SEL_ETH_0),
  535. PINMUX_IPSR_DATA(IP7_29_27, VI0_R2),
  536. PINMUX_IPSR_MODSEL_DATA(IP7_29_27, SCIF3_RXD_B, SEL_SCIF3_1),
  537. PINMUX_IPSR_MODSEL_DATA(IP7_29_27, I2C4_SCL_E, SEL_I2C04_4),
  538. PINMUX_IPSR_DATA(IP7_29_27, AVB_GTX_CLK),
  539. PINMUX_IPSR_MODSEL_DATA(IP7_29_27, SSI_WS6_B, SEL_SSI6_1),
  540. PINMUX_IPSR_DATA(IP7_31, DREQ0_N),
  541. PINMUX_IPSR_DATA(IP7_31, SCIFB1_RXD),
  542. /* IPSR8 */
  543. PINMUX_IPSR_MODSEL_DATA(IP8_2_0, ETH_MDC, SEL_ETH_0),
  544. PINMUX_IPSR_DATA(IP8_2_0, VI0_R3),
  545. PINMUX_IPSR_MODSEL_DATA(IP8_2_0, SCIF3_TXD_B, SEL_SCIF3_1),
  546. PINMUX_IPSR_MODSEL_DATA(IP8_2_0, I2C4_SDA_E, SEL_I2C04_4),
  547. PINMUX_IPSR_DATA(IP8_2_0, AVB_MDC),
  548. PINMUX_IPSR_MODSEL_DATA(IP8_2_0, SSI_SDATA6_B, SEL_SSI6_1),
  549. PINMUX_IPSR_MODSEL_DATA(IP8_5_3, HSCIF0_HRX, SEL_HSCIF0_0),
  550. PINMUX_IPSR_DATA(IP8_5_3, VI0_R4),
  551. PINMUX_IPSR_MODSEL_DATA(IP8_5_3, I2C1_SCL_C, SEL_I2C01_2),
  552. PINMUX_IPSR_MODSEL_DATA(IP8_5_3, AUDIO_CLKA_B, SEL_ADG_1),
  553. PINMUX_IPSR_DATA(IP8_5_3, AVB_MDIO),
  554. PINMUX_IPSR_MODSEL_DATA(IP8_5_3, SSI_SCK78_B, SEL_SSI7_1),
  555. PINMUX_IPSR_MODSEL_DATA(IP8_8_6, HSCIF0_HTX, SEL_HSCIF0_0),
  556. PINMUX_IPSR_DATA(IP8_8_6, VI0_R5),
  557. PINMUX_IPSR_MODSEL_DATA(IP8_8_6, I2C1_SDA_C, SEL_I2C01_2),
  558. PINMUX_IPSR_MODSEL_DATA(IP8_8_6, AUDIO_CLKB_B, SEL_ADG_1),
  559. PINMUX_IPSR_DATA(IP8_5_3, AVB_LINK),
  560. PINMUX_IPSR_MODSEL_DATA(IP8_8_6, SSI_WS78_B, SEL_SSI7_1),
  561. PINMUX_IPSR_DATA(IP8_11_9, HSCIF0_HCTS_N),
  562. PINMUX_IPSR_DATA(IP8_11_9, VI0_R6),
  563. PINMUX_IPSR_MODSEL_DATA(IP8_11_9, SCIF0_RXD_D, SEL_SCIF0_3),
  564. PINMUX_IPSR_MODSEL_DATA(IP8_11_9, I2C0_SCL_E, SEL_I2C00_4),
  565. PINMUX_IPSR_DATA(IP8_11_9, AVB_MAGIC),
  566. PINMUX_IPSR_MODSEL_DATA(IP8_11_9, SSI_SDATA7_B, SEL_SSI7_1),
  567. PINMUX_IPSR_DATA(IP8_14_12, HSCIF0_HRTS_N),
  568. PINMUX_IPSR_DATA(IP8_14_12, VI0_R7),
  569. PINMUX_IPSR_MODSEL_DATA(IP8_14_12, SCIF0_TXD_D, SEL_SCIF0_3),
  570. PINMUX_IPSR_MODSEL_DATA(IP8_14_12, I2C0_SDA_E, SEL_I2C00_4),
  571. PINMUX_IPSR_DATA(IP8_14_12, AVB_PHY_INT),
  572. PINMUX_IPSR_MODSEL_DATA(IP8_14_12, SSI_SDATA8_B, SEL_SSI8_1),
  573. PINMUX_IPSR_MODSEL_DATA(IP8_16_15, HSCIF0_HSCK, SEL_HSCIF0_0),
  574. PINMUX_IPSR_MODSEL_DATA(IP8_16_15, SCIF_CLK_B, SEL_SCIF0_1),
  575. PINMUX_IPSR_DATA(IP8_16_15, AVB_CRS),
  576. PINMUX_IPSR_MODSEL_DATA(IP8_16_15, AUDIO_CLKC_B, SEL_ADG_1),
  577. PINMUX_IPSR_MODSEL_DATA(IP8_19_17, I2C0_SCL, SEL_I2C00_0),
  578. PINMUX_IPSR_MODSEL_DATA(IP8_19_17, SCIF0_RXD_C, SEL_SCIF0_2),
  579. PINMUX_IPSR_DATA(IP8_19_17, PWM5),
  580. PINMUX_IPSR_MODSEL_DATA(IP8_19_17, TCLK1_B, SEL_TMU_1),
  581. PINMUX_IPSR_DATA(IP8_19_17, AVB_GTXREFCLK),
  582. PINMUX_IPSR_MODSEL_DATA(IP8_19_17, CAN1_RX_D, SEL_CAN1_3),
  583. PINMUX_IPSR_DATA(IP8_19_17, TPUTO0_B),
  584. PINMUX_IPSR_MODSEL_DATA(IP8_22_20, I2C0_SDA, SEL_I2C00_0),
  585. PINMUX_IPSR_MODSEL_DATA(IP8_22_20, SCIF0_TXD_C, SEL_SCIF0_2),
  586. PINMUX_IPSR_DATA(IP8_22_20, TPUTO0),
  587. PINMUX_IPSR_MODSEL_DATA(IP8_22_20, CAN_CLK, SEL_CAN_0),
  588. PINMUX_IPSR_DATA(IP8_22_20, DVC_MUTE),
  589. PINMUX_IPSR_MODSEL_DATA(IP8_22_20, CAN1_TX_D, SEL_CAN1_3),
  590. PINMUX_IPSR_MODSEL_DATA(IP8_25_23, I2C1_SCL, SEL_I2C01_0),
  591. PINMUX_IPSR_MODSEL_DATA(IP8_25_23, SCIF4_RXD, SEL_SCIF4_0),
  592. PINMUX_IPSR_DATA(IP8_25_23, PWM5_B),
  593. PINMUX_IPSR_DATA(IP8_25_23, DU1_DR0),
  594. PINMUX_IPSR_MODSEL_DATA(IP8_25_23, RIF1_SYNC_B, SEL_DR2_1),
  595. PINMUX_IPSR_MODSEL_DATA(IP8_25_23, TS_SDATA_D, SEL_TSIF0_3),
  596. PINMUX_IPSR_DATA(IP8_25_23, TPUTO1_B),
  597. PINMUX_IPSR_MODSEL_DATA(IP8_28_26, I2C1_SDA, SEL_I2C01_0),
  598. PINMUX_IPSR_MODSEL_DATA(IP8_28_26, SCIF4_TXD, SEL_SCIF4_0),
  599. PINMUX_IPSR_DATA(IP8_28_26, IRQ5),
  600. PINMUX_IPSR_DATA(IP8_28_26, DU1_DR1),
  601. PINMUX_IPSR_MODSEL_DATA(IP8_28_26, RIF1_CLK_B, SEL_DR2_1),
  602. PINMUX_IPSR_MODSEL_DATA(IP8_28_26, TS_SCK_D, SEL_TSIF0_3),
  603. PINMUX_IPSR_MODSEL_DATA(IP8_28_26, BPFCLK_C, SEL_DARC_2),
  604. PINMUX_IPSR_DATA(IP8_31_29, MSIOF0_RXD),
  605. PINMUX_IPSR_MODSEL_DATA(IP8_31_29, SCIF5_RXD, SEL_SCIF5_0),
  606. PINMUX_IPSR_MODSEL_DATA(IP8_31_29, I2C2_SCL_C, SEL_I2C02_2),
  607. PINMUX_IPSR_DATA(IP8_31_29, DU1_DR2),
  608. PINMUX_IPSR_MODSEL_DATA(IP8_31_29, RIF1_D0_B, SEL_DR2_1),
  609. PINMUX_IPSR_MODSEL_DATA(IP8_31_29, TS_SDEN_D, SEL_TSIF0_3),
  610. PINMUX_IPSR_MODSEL_DATA(IP8_31_29, FMCLK_C, SEL_DARC_2),
  611. PINMUX_IPSR_MODSEL_DATA(IP8_31_29, RDS_CLK, SEL_RDS_0),
  612. /*
  613. * From IPSR9 to IPSR10 have been removed because they does not use.
  614. */
  615. /* IPSR11 */
  616. PINMUX_IPSR_MODSEL_DATA(IP11_2_0, SSI_WS5, SEL_SSI5_0),
  617. PINMUX_IPSR_MODSEL_DATA(IP11_2_0, SCIFA3_RXD, SEL_SCIFA3_0),
  618. PINMUX_IPSR_MODSEL_DATA(IP11_2_0, I2C3_SCL_C, SEL_I2C03_2),
  619. PINMUX_IPSR_DATA(IP11_2_0, DU1_DOTCLKOUT0),
  620. PINMUX_IPSR_DATA(IP11_2_0, CAN_DEBUGOUT11),
  621. PINMUX_IPSR_MODSEL_DATA(IP11_5_3, SSI_SDATA5, SEL_SSI5_0),
  622. PINMUX_IPSR_MODSEL_DATA(IP11_5_3, SCIFA3_TXD, SEL_SCIFA3_0),
  623. PINMUX_IPSR_MODSEL_DATA(IP11_5_3, I2C3_SDA_C, SEL_I2C03_2),
  624. PINMUX_IPSR_DATA(IP11_5_3, DU1_DOTCLKOUT1),
  625. PINMUX_IPSR_DATA(IP11_5_3, CAN_DEBUGOUT12),
  626. PINMUX_IPSR_MODSEL_DATA(IP11_7_6, SSI_SCK6, SEL_SSI6_0),
  627. PINMUX_IPSR_MODSEL_DATA(IP11_7_6, SCIFA1_SCK_B, SEL_SCIFA1_1),
  628. PINMUX_IPSR_DATA(IP11_7_6, DU1_EXHSYNC_DU1_HSYNC),
  629. PINMUX_IPSR_DATA(IP11_7_6, CAN_DEBUGOUT13),
  630. PINMUX_IPSR_MODSEL_DATA(IP11_10_8, SSI_WS6, SEL_SSI6_0),
  631. PINMUX_IPSR_MODSEL_DATA(IP11_10_8, SCIFA1_RXD_B, SEL_SCIFA1_1),
  632. PINMUX_IPSR_MODSEL_DATA(IP11_10_8, I2C4_SCL_C, SEL_I2C04_2),
  633. PINMUX_IPSR_DATA(IP11_10_8, DU1_EXVSYNC_DU1_VSYNC),
  634. PINMUX_IPSR_DATA(IP11_10_8, CAN_DEBUGOUT14),
  635. PINMUX_IPSR_MODSEL_DATA(IP11_13_11, SSI_SDATA6, SEL_SSI6_0),
  636. PINMUX_IPSR_MODSEL_DATA(IP11_13_11, SCIFA1_TXD_B, SEL_SCIFA1_1),
  637. PINMUX_IPSR_MODSEL_DATA(IP11_13_11, I2C4_SDA_C, SEL_I2C04_2),
  638. PINMUX_IPSR_DATA(IP11_13_11, DU1_EXODDF_DU1_ODDF_DISP_CDE),
  639. PINMUX_IPSR_DATA(IP11_13_11, CAN_DEBUGOUT15),
  640. PINMUX_IPSR_MODSEL_DATA(IP11_15_14, SSI_SCK78, SEL_SSI7_0),
  641. PINMUX_IPSR_MODSEL_DATA(IP11_15_14, SCIFA2_SCK_B, SEL_SCIFA2_1),
  642. PINMUX_IPSR_MODSEL_DATA(IP11_15_14, IIC0_SDA_C, SEL_IIC00_2),
  643. PINMUX_IPSR_DATA(IP11_15_14, DU1_DISP),
  644. PINMUX_IPSR_MODSEL_DATA(IP11_17_16, SSI_WS78, SEL_SSI7_0),
  645. PINMUX_IPSR_MODSEL_DATA(IP11_17_16, SCIFA2_RXD_B, SEL_SCIFA2_1),
  646. PINMUX_IPSR_MODSEL_DATA(IP11_17_16, IIC0_SCL_C, SEL_IIC00_2),
  647. PINMUX_IPSR_DATA(IP11_17_16, DU1_CDE),
  648. PINMUX_IPSR_MODSEL_DATA(IP11_20_18, SSI_SDATA7, SEL_SSI7_0),
  649. PINMUX_IPSR_MODSEL_DATA(IP11_20_18, SCIFA2_TXD_B, SEL_SCIFA2_1),
  650. PINMUX_IPSR_DATA(IP11_20_18, IRQ8),
  651. PINMUX_IPSR_MODSEL_DATA(IP11_20_18, AUDIO_CLKA_D, SEL_ADG_3),
  652. PINMUX_IPSR_MODSEL_DATA(IP11_20_18, CAN_CLK_D, SEL_CAN_3),
  653. PINMUX_IPSR_DATA(IP11_20_18, PCMOE_N),
  654. PINMUX_IPSR_DATA(IP11_23_21, SSI_SCK0129),
  655. PINMUX_IPSR_MODSEL_DATA(IP11_23_21, MSIOF1_RXD_B, SEL_MSI1_1),
  656. PINMUX_IPSR_MODSEL_DATA(IP11_23_21, SCIF5_RXD_D, SEL_SCIF5_3),
  657. PINMUX_IPSR_MODSEL_DATA(IP11_23_21, ADIDATA_B, SEL_RAD_1),
  658. PINMUX_IPSR_MODSEL_DATA(IP11_23_21, AD_DI_B, SEL_ADI_1),
  659. PINMUX_IPSR_DATA(IP11_23_21, PCMWE_N),
  660. PINMUX_IPSR_DATA(IP11_26_24, SSI_WS0129),
  661. PINMUX_IPSR_MODSEL_DATA(IP11_26_24, MSIOF1_TXD_B, SEL_MSI1_1),
  662. PINMUX_IPSR_MODSEL_DATA(IP11_26_24, SCIF5_TXD_D, SEL_SCIF5_3),
  663. PINMUX_IPSR_MODSEL_DATA(IP11_26_24, ADICS_SAMP_B, SEL_RAD_1),
  664. PINMUX_IPSR_MODSEL_DATA(IP11_26_24, AD_DO_B, SEL_ADI_1),
  665. PINMUX_IPSR_DATA(IP11_29_27, SSI_SDATA0),
  666. PINMUX_IPSR_MODSEL_DATA(IP11_29_27, MSIOF1_SCK_B, SEL_MSI1_1),
  667. PINMUX_IPSR_DATA(IP11_29_27, PWM0_B),
  668. PINMUX_IPSR_MODSEL_DATA(IP11_29_27, ADICLK_B, SEL_RAD_1),
  669. PINMUX_IPSR_MODSEL_DATA(IP11_29_27, AD_CLK_B, SEL_ADI_1),
  670. /*
  671. * From IPSR12 to IPSR13 have been removed because they does not use.
  672. */
  673. };
  674. static struct pinmux_gpio pinmux_gpios[] = {
  675. PINMUX_GPIO_GP_ALL(),
  676. GPIO_FN(A2), GPIO_FN(WE0_N), GPIO_FN(WE1_N), GPIO_FN(DACK0),
  677. GPIO_FN(USB0_PWEN), GPIO_FN(USB0_OVC), GPIO_FN(USB1_PWEN),
  678. GPIO_FN(USB1_OVC), GPIO_FN(SD0_CLK), GPIO_FN(SD0_CMD),
  679. GPIO_FN(SD0_DATA0), GPIO_FN(SD0_DATA1), GPIO_FN(SD0_DATA2),
  680. GPIO_FN(SD0_DATA3), GPIO_FN(SD0_CD), GPIO_FN(SD0_WP),
  681. GPIO_FN(SD1_CLK), GPIO_FN(SD1_CMD), GPIO_FN(SD1_DATA0),
  682. GPIO_FN(SD1_DATA1), GPIO_FN(SD1_DATA2), GPIO_FN(SD1_DATA3),
  683. /* IPSR0 */
  684. GPIO_FN(SD1_CD), GPIO_FN(CAN0_RX), GPIO_FN(SD1_WP), GPIO_FN(IRQ7),
  685. GPIO_FN(CAN0_TX), GPIO_FN(MMC_CLK), GPIO_FN(SD2_CLK), GPIO_FN(MMC_CMD),
  686. GPIO_FN(SD2_CMD), GPIO_FN(MMC_D0), GPIO_FN(SD2_DATA0), GPIO_FN(MMC_D1),
  687. GPIO_FN(SD2_DATA1), GPIO_FN(MMC_D2), GPIO_FN(SD2_DATA2),
  688. GPIO_FN(MMC_D3), GPIO_FN(SD2_DATA3), GPIO_FN(MMC_D4),
  689. GPIO_FN(SD2_CD), GPIO_FN(MMC_D5), GPIO_FN(SD2_WP), GPIO_FN(MMC_D6),
  690. GPIO_FN(SCIF0_RXD), GPIO_FN(I2C2_SCL_B), GPIO_FN(CAN1_RX),
  691. GPIO_FN(MMC_D7), GPIO_FN(SCIF0_TXD), GPIO_FN(I2C2_SDA_B),
  692. GPIO_FN(CAN1_TX), GPIO_FN(D0), GPIO_FN(SCIFA3_SCK_B), GPIO_FN(IRQ4),
  693. GPIO_FN(D1), GPIO_FN(SCIFA3_RXD_B), GPIO_FN(D2), GPIO_FN(SCIFA3_TXD_B),
  694. GPIO_FN(D3), GPIO_FN(I2C3_SCL_B), GPIO_FN(SCIF5_RXD_B), GPIO_FN(D4),
  695. GPIO_FN(I2C3_SDA_B), GPIO_FN(SCIF5_TXD_B), GPIO_FN(D5),
  696. GPIO_FN(SCIF4_RXD_B), GPIO_FN(I2C0_SCL_D),
  697. /*
  698. * From IPSR1 to IPSR5 have been removed because they does not use.
  699. */
  700. /* IPSR6 */
  701. GPIO_FN(DU0_EXVSYNC_DU0_VSYNC), GPIO_FN(QSTB_QHE),
  702. GPIO_FN(CC50_STATE28), GPIO_FN(DU0_EXODDF_DU0_ODDF_DISP_CDE),
  703. GPIO_FN(QCPV_QDE), GPIO_FN(CC50_STATE29), GPIO_FN(DU0_DISP),
  704. GPIO_FN(QPOLA), GPIO_FN(CC50_STATE30), GPIO_FN(DU0_CDE), GPIO_FN(QPOLB),
  705. GPIO_FN(CC50_STATE31), GPIO_FN(VI0_CLK), GPIO_FN(AVB_RX_CLK),
  706. GPIO_FN(VI0_DATA0_VI0_B0), GPIO_FN(AVB_RX_DV),
  707. GPIO_FN(VI0_DATA1_VI0_B1), GPIO_FN(AVB_RXD0), GPIO_FN(VI0_DATA2_VI0_B2),
  708. GPIO_FN(AVB_RXD1), GPIO_FN(VI0_DATA3_VI0_B3), GPIO_FN(AVB_RXD2),
  709. GPIO_FN(VI0_DATA4_VI0_B4), GPIO_FN(AVB_RXD3), GPIO_FN(VI0_DATA5_VI0_B5),
  710. GPIO_FN(AVB_RXD4), GPIO_FN(VI0_DATA6_VI0_B6), GPIO_FN(AVB_RXD5),
  711. GPIO_FN(VI0_DATA7_VI0_B7), GPIO_FN(AVB_RXD6), GPIO_FN(VI0_CLKENB),
  712. GPIO_FN(I2C3_SCL), GPIO_FN(SCIFA5_RXD_C), GPIO_FN(IETX_C),
  713. GPIO_FN(AVB_RXD7), GPIO_FN(VI0_FIELD), GPIO_FN(I2C3_SDA),
  714. GPIO_FN(SCIFA5_TXD_C), GPIO_FN(IECLK_C), GPIO_FN(AVB_RX_ER),
  715. GPIO_FN(VI0_HSYNC_N), GPIO_FN(SCIF0_RXD_B), GPIO_FN(I2C0_SCL_C),
  716. GPIO_FN(IERX_C), GPIO_FN(AVB_COL), GPIO_FN(VI0_VSYNC_N),
  717. GPIO_FN(SCIF0_TXD_B), GPIO_FN(I2C0_SDA_C), GPIO_FN(AUDIO_CLKOUT_B),
  718. GPIO_FN(AVB_TX_EN), GPIO_FN(ETH_MDIO), GPIO_FN(VI0_G0),
  719. GPIO_FN(MSIOF2_RXD_B), GPIO_FN(IIC0_SCL_D), GPIO_FN(AVB_TX_CLK),
  720. GPIO_FN(ADIDATA), GPIO_FN(AD_DI),
  721. /* IPSR7 */
  722. GPIO_FN(ETH_CRS_DV), GPIO_FN(VI0_G1), GPIO_FN(MSIOF2_TXD_B),
  723. GPIO_FN(IIC0_SDA_D), GPIO_FN(AVB_TXD0), GPIO_FN(ADICS_SAMP),
  724. GPIO_FN(AD_DO), GPIO_FN(ETH_RX_ER), GPIO_FN(VI0_G2),
  725. GPIO_FN(MSIOF2_SCK_B), GPIO_FN(CAN0_RX_B), GPIO_FN(AVB_TXD1),
  726. GPIO_FN(ADICLK), GPIO_FN(AD_CLK), GPIO_FN(ETH_RXD0), GPIO_FN(VI0_G3),
  727. GPIO_FN(MSIOF2_SYNC_B), GPIO_FN(CAN0_TX_B), GPIO_FN(AVB_TXD2),
  728. GPIO_FN(ADICHS0), GPIO_FN(AD_NCS_N), GPIO_FN(ETH_RXD1),
  729. GPIO_FN(VI0_G4), GPIO_FN(MSIOF2_SS1_B), GPIO_FN(SCIF4_RXD_D),
  730. GPIO_FN(AVB_TXD3), GPIO_FN(ADICHS1), GPIO_FN(ETH_LINK), GPIO_FN(VI0_G5),
  731. GPIO_FN(MSIOF2_SS2_B), GPIO_FN(SCIF4_TXD_D), GPIO_FN(AVB_TXD4),
  732. GPIO_FN(ADICHS2), GPIO_FN(ETH_REFCLK), GPIO_FN(VI0_G6),
  733. GPIO_FN(SCIF2_SCK_C), GPIO_FN(AVB_TXD5), GPIO_FN(SSI_SCK5_B),
  734. GPIO_FN(ETH_TXD1), GPIO_FN(VI0_G7), GPIO_FN(SCIF2_RXD_C),
  735. GPIO_FN(IIC1_SCL_D), GPIO_FN(AVB_TXD6), GPIO_FN(SSI_WS5_B),
  736. GPIO_FN(ETH_TX_EN), GPIO_FN(VI0_R0), GPIO_FN(SCIF2_TXD_C),
  737. GPIO_FN(IIC1_SDA_D), GPIO_FN(AVB_TXD7), GPIO_FN(SSI_SDATA5_B),
  738. GPIO_FN(ETH_MAGIC), GPIO_FN(VI0_R1), GPIO_FN(SCIF3_SCK_B),
  739. GPIO_FN(AVB_TX_ER), GPIO_FN(SSI_SCK6_B), GPIO_FN(ETH_TXD0),
  740. GPIO_FN(VI0_R2), GPIO_FN(SCIF3_RXD_B), GPIO_FN(I2C4_SCL_E),
  741. GPIO_FN(AVB_GTX_CLK), GPIO_FN(SSI_WS6_B), GPIO_FN(DREQ0_N),
  742. GPIO_FN(SCIFB1_RXD),
  743. /* IPSR8 */
  744. GPIO_FN(ETH_MDC), GPIO_FN(VI0_R3), GPIO_FN(SCIF3_TXD_B),
  745. GPIO_FN(I2C4_SDA_E), GPIO_FN(AVB_MDC), GPIO_FN(SSI_SDATA6_B),
  746. GPIO_FN(HSCIF0_HRX), GPIO_FN(VI0_R4), GPIO_FN(I2C1_SCL_C),
  747. GPIO_FN(AUDIO_CLKA_B), GPIO_FN(AVB_MDIO), GPIO_FN(SSI_SCK78_B),
  748. GPIO_FN(HSCIF0_HTX), GPIO_FN(VI0_R5), GPIO_FN(I2C1_SDA_C),
  749. GPIO_FN(AUDIO_CLKB_B), GPIO_FN(AVB_LINK), GPIO_FN(SSI_WS78_B),
  750. GPIO_FN(HSCIF0_HCTS_N), GPIO_FN(VI0_R6), GPIO_FN(SCIF0_RXD_D),
  751. GPIO_FN(I2C0_SCL_E), GPIO_FN(AVB_MAGIC), GPIO_FN(SSI_SDATA7_B),
  752. GPIO_FN(HSCIF0_HRTS_N), GPIO_FN(VI0_R7), GPIO_FN(SCIF0_TXD_D),
  753. GPIO_FN(I2C0_SDA_E), GPIO_FN(AVB_PHY_INT), GPIO_FN(SSI_SDATA8_B),
  754. GPIO_FN(HSCIF0_HSCK), GPIO_FN(SCIF_CLK_B), GPIO_FN(AVB_CRS),
  755. GPIO_FN(AUDIO_CLKC_B), GPIO_FN(I2C0_SCL), GPIO_FN(SCIF0_RXD_C),
  756. GPIO_FN(PWM5), GPIO_FN(TCLK1_B), GPIO_FN(AVB_GTXREFCLK),
  757. GPIO_FN(CAN1_RX_D), GPIO_FN(TPUTO0_B), GPIO_FN(I2C0_SDA),
  758. GPIO_FN(SCIF0_TXD_C), GPIO_FN(TPUTO0), GPIO_FN(CAN_CLK),
  759. GPIO_FN(DVC_MUTE), GPIO_FN(CAN1_TX_D), GPIO_FN(I2C1_SCL),
  760. GPIO_FN(SCIF4_RXD), GPIO_FN(PWM5_B), GPIO_FN(DU1_DR0),
  761. GPIO_FN(RIF1_SYNC_B), GPIO_FN(TS_SDATA_D), GPIO_FN(TPUTO1_B),
  762. GPIO_FN(I2C1_SDA), GPIO_FN(SCIF4_TXD), GPIO_FN(IRQ5),
  763. GPIO_FN(DU1_DR1), GPIO_FN(RIF1_CLK_B), GPIO_FN(TS_SCK_D),
  764. GPIO_FN(BPFCLK_C), GPIO_FN(MSIOF0_RXD), GPIO_FN(SCIF5_RXD),
  765. GPIO_FN(I2C2_SCL_C), GPIO_FN(DU1_DR2), GPIO_FN(RIF1_D0_B),
  766. GPIO_FN(TS_SDEN_D), GPIO_FN(FMCLK_C), GPIO_FN(RDS_CLK),
  767. /*
  768. * From IPSR9 to IPSR10 have been removed because they does not use.
  769. */
  770. /* IPSR11 */
  771. GPIO_FN(SSI_WS5), GPIO_FN(SCIFA3_RXD), GPIO_FN(I2C3_SCL_C),
  772. GPIO_FN(DU1_DOTCLKOUT0), GPIO_FN(CAN_DEBUGOUT11), GPIO_FN(SSI_SDATA5),
  773. GPIO_FN(SCIFA3_TXD), GPIO_FN(I2C3_SDA_C), GPIO_FN(DU1_DOTCLKOUT1),
  774. GPIO_FN(CAN_DEBUGOUT12), GPIO_FN(SSI_SCK6), GPIO_FN(SCIFA1_SCK_B),
  775. GPIO_FN(DU1_EXHSYNC_DU1_HSYNC), GPIO_FN(CAN_DEBUGOUT13),
  776. GPIO_FN(SSI_WS6), GPIO_FN(SCIFA1_RXD_B), GPIO_FN(I2C4_SCL_C),
  777. GPIO_FN(DU1_EXVSYNC_DU1_VSYNC), GPIO_FN(CAN_DEBUGOUT14),
  778. GPIO_FN(SSI_SDATA6), GPIO_FN(SCIFA1_TXD_B), GPIO_FN(I2C4_SDA_C),
  779. GPIO_FN(DU1_EXODDF_DU1_ODDF_DISP_CDE), GPIO_FN(CAN_DEBUGOUT15),
  780. GPIO_FN(SSI_SCK78), GPIO_FN(SCIFA2_SCK_B), GPIO_FN(IIC0_SDA_C),
  781. GPIO_FN(DU1_DISP), GPIO_FN(SSI_WS78), GPIO_FN(SCIFA2_RXD_B),
  782. GPIO_FN(IIC0_SCL_C), GPIO_FN(DU1_CDE), GPIO_FN(SSI_SDATA7),
  783. GPIO_FN(SCIFA2_TXD_B), GPIO_FN(IRQ8), GPIO_FN(AUDIO_CLKA_D),
  784. GPIO_FN(CAN_CLK_D), GPIO_FN(PCMOE_N), GPIO_FN(SSI_SCK0129),
  785. GPIO_FN(MSIOF1_RXD_B), GPIO_FN(SCIF5_RXD_D), GPIO_FN(ADIDATA_B),
  786. GPIO_FN(AD_DI_B), GPIO_FN(PCMWE_N), GPIO_FN(SSI_WS0129),
  787. GPIO_FN(MSIOF1_TXD_B), GPIO_FN(SCIF5_TXD_D), GPIO_FN(ADICS_SAMP_B),
  788. GPIO_FN(AD_DO_B), GPIO_FN(SSI_SDATA0), GPIO_FN(MSIOF1_SCK_B),
  789. GPIO_FN(PWM0_B), GPIO_FN(ADICLK_B), GPIO_FN(AD_CLK_B),
  790. /*
  791. * From IPSR12 to IPSR13 have been removed because they does not use.
  792. */
  793. };
  794. static struct pinmux_cfg_reg pinmux_config_regs[] = {
  795. { PINMUX_CFG_REG("GPSR0", 0xE6060004, 32, 1) {
  796. GP_0_31_FN, FN_IP2_17_16,
  797. GP_0_30_FN, FN_IP2_15_14,
  798. GP_0_29_FN, FN_IP2_13_12,
  799. GP_0_28_FN, FN_IP2_11_10,
  800. GP_0_27_FN, FN_IP2_9_8,
  801. GP_0_26_FN, FN_IP2_7_6,
  802. GP_0_25_FN, FN_IP2_5_4,
  803. GP_0_24_FN, FN_IP2_3_2,
  804. GP_0_23_FN, FN_IP2_1_0,
  805. GP_0_22_FN, FN_IP1_31_30,
  806. GP_0_21_FN, FN_IP1_29_28,
  807. GP_0_20_FN, FN_IP1_27,
  808. GP_0_19_FN, FN_IP1_26,
  809. GP_0_18_FN, FN_A2,
  810. GP_0_17_FN, FN_IP1_24,
  811. GP_0_16_FN, FN_IP1_23_22,
  812. GP_0_15_FN, FN_IP1_21_20,
  813. GP_0_14_FN, FN_IP1_19_18,
  814. GP_0_13_FN, FN_IP1_17_15,
  815. GP_0_12_FN, FN_IP1_14_13,
  816. GP_0_11_FN, FN_IP1_12_11,
  817. GP_0_10_FN, FN_IP1_10_8,
  818. GP_0_9_FN, FN_IP1_7_6,
  819. GP_0_8_FN, FN_IP1_5_4,
  820. GP_0_7_FN, FN_IP1_3_2,
  821. GP_0_6_FN, FN_IP1_1_0,
  822. GP_0_5_FN, FN_IP0_31_30,
  823. GP_0_4_FN, FN_IP0_29_28,
  824. GP_0_3_FN, FN_IP0_27_26,
  825. GP_0_2_FN, FN_IP0_25,
  826. GP_0_1_FN, FN_IP0_24,
  827. GP_0_0_FN, FN_IP0_23_22, }
  828. },
  829. { PINMUX_CFG_REG("GPSR1", 0xE6060008, 32, 1) {
  830. 0, 0,
  831. 0, 0,
  832. 0, 0,
  833. 0, 0,
  834. 0, 0,
  835. 0, 0,
  836. GP_1_25_FN, FN_DACK0,
  837. GP_1_24_FN, FN_IP7_31,
  838. GP_1_23_FN, FN_IP4_1_0,
  839. GP_1_22_FN, FN_WE1_N,
  840. GP_1_21_FN, FN_WE0_N,
  841. GP_1_20_FN, FN_IP3_31,
  842. GP_1_19_FN, FN_IP3_30,
  843. GP_1_18_FN, FN_IP3_29_27,
  844. GP_1_17_FN, FN_IP3_26_24,
  845. GP_1_16_FN, FN_IP3_23_21,
  846. GP_1_15_FN, FN_IP3_20_18,
  847. GP_1_14_FN, FN_IP3_17_15,
  848. GP_1_13_FN, FN_IP3_14_13,
  849. GP_1_12_FN, FN_IP3_12,
  850. GP_1_11_FN, FN_IP3_11,
  851. GP_1_10_FN, FN_IP3_10,
  852. GP_1_9_FN, FN_IP3_9_8,
  853. GP_1_8_FN, FN_IP3_7_6,
  854. GP_1_7_FN, FN_IP3_5_4,
  855. GP_1_6_FN, FN_IP3_3_2,
  856. GP_1_5_FN, FN_IP3_1_0,
  857. GP_1_4_FN, FN_IP2_31_30,
  858. GP_1_3_FN, FN_IP2_29_27,
  859. GP_1_2_FN, FN_IP2_26_24,
  860. GP_1_1_FN, FN_IP2_23_21,
  861. GP_1_0_FN, FN_IP2_20_18, }
  862. },
  863. { PINMUX_CFG_REG("GPSR2", 0xE606000C, 32, 1) {
  864. GP_2_31_FN, FN_IP6_7_6,
  865. GP_2_30_FN, FN_IP6_5_4,
  866. GP_2_29_FN, FN_IP6_3_2,
  867. GP_2_28_FN, FN_IP6_1_0,
  868. GP_2_27_FN, FN_IP5_31_30,
  869. GP_2_26_FN, FN_IP5_29_28,
  870. GP_2_25_FN, FN_IP5_27_26,
  871. GP_2_24_FN, FN_IP5_25_24,
  872. GP_2_23_FN, FN_IP5_23_22,
  873. GP_2_22_FN, FN_IP5_21_20,
  874. GP_2_21_FN, FN_IP5_19_18,
  875. GP_2_20_FN, FN_IP5_17_16,
  876. GP_2_19_FN, FN_IP5_15_14,
  877. GP_2_18_FN, FN_IP5_13_12,
  878. GP_2_17_FN, FN_IP5_11_9,
  879. GP_2_16_FN, FN_IP5_8_6,
  880. GP_2_15_FN, FN_IP5_5_4,
  881. GP_2_14_FN, FN_IP5_3_2,
  882. GP_2_13_FN, FN_IP5_1_0,
  883. GP_2_12_FN, FN_IP4_31_30,
  884. GP_2_11_FN, FN_IP4_29_28,
  885. GP_2_10_FN, FN_IP4_27_26,
  886. GP_2_9_FN, FN_IP4_25_23,
  887. GP_2_8_FN, FN_IP4_22_20,
  888. GP_2_7_FN, FN_IP4_19_18,
  889. GP_2_6_FN, FN_IP4_17_16,
  890. GP_2_5_FN, FN_IP4_15_14,
  891. GP_2_4_FN, FN_IP4_13_12,
  892. GP_2_3_FN, FN_IP4_11_10,
  893. GP_2_2_FN, FN_IP4_9_8,
  894. GP_2_1_FN, FN_IP4_7_5,
  895. GP_2_0_FN, FN_IP4_4_2 }
  896. },
  897. { PINMUX_CFG_REG("GPSR3", 0xE6060010, 32, 1) {
  898. GP_3_31_FN, FN_IP8_22_20,
  899. GP_3_30_FN, FN_IP8_19_17,
  900. GP_3_29_FN, FN_IP8_16_15,
  901. GP_3_28_FN, FN_IP8_14_12,
  902. GP_3_27_FN, FN_IP8_11_9,
  903. GP_3_26_FN, FN_IP8_8_6,
  904. GP_3_25_FN, FN_IP8_5_3,
  905. GP_3_24_FN, FN_IP8_2_0,
  906. GP_3_23_FN, FN_IP7_29_27,
  907. GP_3_22_FN, FN_IP7_26_24,
  908. GP_3_21_FN, FN_IP7_23_21,
  909. GP_3_20_FN, FN_IP7_20_18,
  910. GP_3_19_FN, FN_IP7_17_15,
  911. GP_3_18_FN, FN_IP7_14_12,
  912. GP_3_17_FN, FN_IP7_11_9,
  913. GP_3_16_FN, FN_IP7_8_6,
  914. GP_3_15_FN, FN_IP7_5_3,
  915. GP_3_14_FN, FN_IP7_2_0,
  916. GP_3_13_FN, FN_IP6_31_29,
  917. GP_3_12_FN, FN_IP6_28_26,
  918. GP_3_11_FN, FN_IP6_25_23,
  919. GP_3_10_FN, FN_IP6_22_20,
  920. GP_3_9_FN, FN_IP6_19_17,
  921. GP_3_8_FN, FN_IP6_16,
  922. GP_3_7_FN, FN_IP6_15,
  923. GP_3_6_FN, FN_IP6_14,
  924. GP_3_5_FN, FN_IP6_13,
  925. GP_3_4_FN, FN_IP6_12,
  926. GP_3_3_FN, FN_IP6_11,
  927. GP_3_2_FN, FN_IP6_10,
  928. GP_3_1_FN, FN_IP6_9,
  929. GP_3_0_FN, FN_IP6_8 }
  930. },
  931. { PINMUX_CFG_REG("GPSR4", 0xE6060014, 32, 1) {
  932. GP_4_31_FN, FN_IP11_17_16,
  933. GP_4_30_FN, FN_IP11_15_14,
  934. GP_4_29_FN, FN_IP11_13_11,
  935. GP_4_28_FN, FN_IP11_10_8,
  936. GP_4_27_FN, FN_IP11_7_6,
  937. GP_4_26_FN, FN_IP11_5_3,
  938. GP_4_25_FN, FN_IP11_2_0,
  939. GP_4_24_FN, FN_IP10_31_30,
  940. GP_4_23_FN, FN_IP10_29_27,
  941. GP_4_22_FN, FN_IP10_26_24,
  942. GP_4_21_FN, FN_IP10_23_21,
  943. GP_4_20_FN, FN_IP10_20_18,
  944. GP_4_19_FN, FN_IP10_17_15,
  945. GP_4_18_FN, FN_IP10_14_12,
  946. GP_4_17_FN, FN_IP10_11_9,
  947. GP_4_16_FN, FN_IP10_8_6,
  948. GP_4_15_FN, FN_IP10_5_3,
  949. GP_4_14_FN, FN_IP10_2_0,
  950. GP_4_13_FN, FN_IP9_30_28,
  951. GP_4_12_FN, FN_IP9_27_25,
  952. GP_4_11_FN, FN_IP9_24_22,
  953. GP_4_10_FN, FN_IP9_21_19,
  954. GP_4_9_FN, FN_IP9_18_17,
  955. GP_4_8_FN, FN_IP9_16_15,
  956. GP_4_7_FN, FN_IP9_14_12,
  957. GP_4_6_FN, FN_IP9_11_9,
  958. GP_4_5_FN, FN_IP9_8_6,
  959. GP_4_4_FN, FN_IP9_5_3,
  960. GP_4_3_FN, FN_IP9_2_0,
  961. GP_4_2_FN, FN_IP8_31_29,
  962. GP_4_1_FN, FN_IP8_28_26,
  963. GP_4_0_FN, FN_IP8_25_23 }
  964. },
  965. { PINMUX_CFG_REG("GPSR5", 0xE6060018, 32, 1) {
  966. 0, 0,
  967. 0, 0,
  968. 0, 0,
  969. 0, 0,
  970. GP_5_27_FN, FN_USB1_OVC,
  971. GP_5_26_FN, FN_USB1_PWEN,
  972. GP_5_25_FN, FN_USB0_OVC,
  973. GP_5_24_FN, FN_USB0_PWEN,
  974. GP_5_23_FN, FN_IP13_26_24,
  975. GP_5_22_FN, FN_IP13_23_21,
  976. GP_5_21_FN, FN_IP13_20_18,
  977. GP_5_20_FN, FN_IP13_17_15,
  978. GP_5_19_FN, FN_IP13_14_12,
  979. GP_5_18_FN, FN_IP13_11_9,
  980. GP_5_17_FN, FN_IP13_8_6,
  981. GP_5_16_FN, FN_IP13_5_3,
  982. GP_5_15_FN, FN_IP13_2_0,
  983. GP_5_14_FN, FN_IP12_29_27,
  984. GP_5_13_FN, FN_IP12_26_24,
  985. GP_5_12_FN, FN_IP12_23_21,
  986. GP_5_11_FN, FN_IP12_20_18,
  987. GP_5_10_FN, FN_IP12_17_15,
  988. GP_5_9_FN, FN_IP12_14_13,
  989. GP_5_8_FN, FN_IP12_12_11,
  990. GP_5_7_FN, FN_IP12_10_9,
  991. GP_5_6_FN, FN_IP12_8_6,
  992. GP_5_5_FN, FN_IP12_5_3,
  993. GP_5_4_FN, FN_IP12_2_0,
  994. GP_5_3_FN, FN_IP11_29_27,
  995. GP_5_2_FN, FN_IP11_26_24,
  996. GP_5_1_FN, FN_IP11_23_21,
  997. GP_5_0_FN, FN_IP11_20_18 }
  998. },
  999. { PINMUX_CFG_REG("GPSR6", 0xE606001C, 32, 1) {
  1000. 0, 0,
  1001. 0, 0,
  1002. 0, 0,
  1003. 0, 0,
  1004. 0, 0,
  1005. 0, 0,
  1006. GP_6_25_FN, FN_IP0_21_20,
  1007. GP_6_24_FN, FN_IP0_19_18,
  1008. GP_6_23_FN, FN_IP0_17,
  1009. GP_6_22_FN, FN_IP0_16,
  1010. GP_6_21_FN, FN_IP0_15,
  1011. GP_6_20_FN, FN_IP0_14,
  1012. GP_6_19_FN, FN_IP0_13,
  1013. GP_6_18_FN, FN_IP0_12,
  1014. GP_6_17_FN, FN_IP0_11,
  1015. GP_6_16_FN, FN_IP0_10,
  1016. GP_6_15_FN, FN_IP0_9_8,
  1017. GP_6_14_FN, FN_IP0_0,
  1018. GP_6_13_FN, FN_SD1_DATA3,
  1019. GP_6_12_FN, FN_SD1_DATA2,
  1020. GP_6_11_FN, FN_SD1_DATA1,
  1021. GP_6_10_FN, FN_SD1_DATA0,
  1022. GP_6_9_FN, FN_SD1_CMD,
  1023. GP_6_8_FN, FN_SD1_CLK,
  1024. GP_6_7_FN, FN_SD0_WP,
  1025. GP_6_6_FN, FN_SD0_CD,
  1026. GP_6_5_FN, FN_SD0_DATA3,
  1027. GP_6_4_FN, FN_SD0_DATA2,
  1028. GP_6_3_FN, FN_SD0_DATA1,
  1029. GP_6_2_FN, FN_SD0_DATA0,
  1030. GP_6_1_FN, FN_SD0_CMD,
  1031. GP_6_0_FN, FN_SD0_CLK }
  1032. },
  1033. { PINMUX_CFG_REG_VAR("IPSR0", 0xE6060020, 32,
  1034. 2, 2, 2, 1, 1, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1,
  1035. 2, 1, 1, 1, 1, 1, 1, 1, 1) {
  1036. /* IP0_31_30 [2] */
  1037. FN_D5, FN_SCIF4_RXD_B, FN_I2C0_SCL_D, 0,
  1038. /* IP0_29_28 [2] */
  1039. FN_D4, FN_I2C3_SDA_B, FN_SCIF5_TXD_B, 0,
  1040. /* IP0_27_26 [2] */
  1041. FN_D3, FN_I2C3_SCL_B, FN_SCIF5_RXD_B, 0,
  1042. /* IP0_25 [1] */
  1043. FN_D2, FN_SCIFA3_TXD_B,
  1044. /* IP0_24 [1] */
  1045. FN_D1, FN_SCIFA3_RXD_B,
  1046. /* IP0_23_22 [2] */
  1047. FN_D0, FN_SCIFA3_SCK_B, FN_IRQ4, 0,
  1048. /* IP0_21_20 [2] */
  1049. FN_MMC_D7, FN_SCIF0_TXD, FN_I2C2_SDA_B, FN_CAN1_TX,
  1050. /* IP0_19_18 [2] */
  1051. FN_MMC_D6, FN_SCIF0_RXD, FN_I2C2_SCL_B, FN_CAN1_RX,
  1052. /* IP0_17 [1] */
  1053. FN_MMC_D5, FN_SD2_WP,
  1054. /* IP0_16 [1] */
  1055. FN_MMC_D4, FN_SD2_CD,
  1056. /* IP0_15 [1] */
  1057. FN_MMC_D3, FN_SD2_DATA3,
  1058. /* IP0_14 [1] */
  1059. FN_MMC_D2, FN_SD2_DATA2,
  1060. /* IP0_13 [1] */
  1061. FN_MMC_D1, FN_SD2_DATA1,
  1062. /* IP0_12 [1] */
  1063. FN_MMC_D0, FN_SD2_DATA0,
  1064. /* IP0_11 [1] */
  1065. FN_MMC_CMD, FN_SD2_CMD,
  1066. /* IP0_10 [1] */
  1067. FN_MMC_CLK, FN_SD2_CLK,
  1068. /* IP0_9_8 [2] */
  1069. FN_SD1_WP, FN_IRQ7, FN_CAN0_TX, 0,
  1070. /* IP0_7 [1] */
  1071. 0, 0,
  1072. /* IP0_6 [1] */
  1073. 0, 0,
  1074. /* IP0_5 [1] */
  1075. 0, 0,
  1076. /* IP0_4 [1] */
  1077. 0, 0,
  1078. /* IP0_3 [1] */
  1079. 0, 0,
  1080. /* IP0_2 [1] */
  1081. 0, 0,
  1082. /* IP0_1 [1] */
  1083. 0, 0,
  1084. /* IP0_0 [1] */
  1085. FN_SD1_CD, FN_CAN0_RX, }
  1086. },
  1087. /*
  1088. * From IPSR1 to IPSR5 have been removed because they does not use.
  1089. */
  1090. { PINMUX_CFG_REG_VAR("IPSR6", 0xE6060038, 32,
  1091. 3, 3, 3, 3, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2,
  1092. 2, 2) {
  1093. /* IP6_31_29 [3] */
  1094. FN_ETH_MDIO, FN_VI0_G0, FN_MSIOF2_RXD_B, FN_IIC0_SCL_D,
  1095. FN_AVB_TX_CLK, FN_ADIDATA, FN_AD_DI, 0,
  1096. /* IP6_28_26 [3] */
  1097. FN_VI0_VSYNC_N, FN_SCIF0_TXD_B, FN_I2C0_SDA_C,
  1098. FN_AUDIO_CLKOUT_B, FN_AVB_TX_EN, 0, 0, 0,
  1099. /* IP6_25_23 [3] */
  1100. FN_VI0_HSYNC_N, FN_SCIF0_RXD_B, FN_I2C0_SCL_C, FN_IERX_C,
  1101. FN_AVB_COL, 0, 0, 0,
  1102. /* IP6_22_20 [3] */
  1103. FN_VI0_FIELD, FN_I2C3_SDA, FN_SCIFA5_TXD_C, FN_IECLK_C,
  1104. FN_AVB_RX_ER, 0, 0, 0,
  1105. /* IP6_19_17 [3] */
  1106. FN_VI0_CLKENB, FN_I2C3_SCL, FN_SCIFA5_RXD_C, FN_IETX_C,
  1107. FN_AVB_RXD7, 0, 0, 0,
  1108. /* IP6_16 [1] */
  1109. FN_VI0_DATA7_VI0_B7, FN_AVB_RXD6,
  1110. /* IP6_15 [1] */
  1111. FN_VI0_DATA6_VI0_B6, FN_AVB_RXD5,
  1112. /* IP6_14 [1] */
  1113. FN_VI0_DATA5_VI0_B5, FN_AVB_RXD4,
  1114. /* IP6_13 [1] */
  1115. FN_VI0_DATA4_VI0_B4, FN_AVB_RXD3,
  1116. /* IP6_12 [1] */
  1117. FN_VI0_DATA3_VI0_B3, FN_AVB_RXD2,
  1118. /* IP6_11 [1] */
  1119. FN_VI0_DATA2_VI0_B2, FN_AVB_RXD1,
  1120. /* IP6_10 [1] */
  1121. FN_VI0_DATA1_VI0_B1, FN_AVB_RXD0,
  1122. /* IP6_9 [1] */
  1123. FN_VI0_DATA0_VI0_B0, FN_AVB_RX_DV,
  1124. /* IP6_8 [1] */
  1125. FN_VI0_CLK, FN_AVB_RX_CLK,
  1126. /* IP6_7_6 [2] */
  1127. FN_DU0_CDE, FN_QPOLB, FN_CC50_STATE31, 0,
  1128. /* IP6_5_4 [2] */
  1129. FN_DU0_DISP, FN_QPOLA, FN_CC50_STATE30, 0,
  1130. /* IP6_3_2 [2] */
  1131. FN_DU0_EXODDF_DU0_ODDF_DISP_CDE, FN_QCPV_QDE, FN_CC50_STATE29,
  1132. /* IP6_1_0 [2] */
  1133. FN_DU0_EXVSYNC_DU0_VSYNC, FN_QSTB_QHE, FN_CC50_STATE28, 0, }
  1134. },
  1135. { PINMUX_CFG_REG_VAR("IPSR7", 0xE606003C, 32,
  1136. 1, 1, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3) {
  1137. /* IP7_31 [1] */
  1138. FN_DREQ0_N, FN_SCIFB1_RXD,
  1139. /* IP7_30 [1] */
  1140. 0, 0,
  1141. /* IP7_29_27 [3] */
  1142. FN_ETH_TXD0, FN_VI0_R2, FN_SCIF3_RXD_B, FN_I2C4_SCL_E,
  1143. FN_AVB_GTX_CLK, FN_SSI_WS6_B, 0, 0,
  1144. /* IP7_26_24 [3] */
  1145. FN_ETH_MAGIC, FN_VI0_R1, FN_SCIF3_SCK_B, FN_AVB_TX_ER,
  1146. FN_SSI_SCK6_B, 0, 0, 0,
  1147. /* IP7_23_21 [3] */
  1148. FN_ETH_TX_EN, FN_VI0_R0, FN_SCIF2_TXD_C, FN_IIC1_SDA_D,
  1149. FN_AVB_TXD7, FN_SSI_SDATA5_B, 0, 0,
  1150. /* IP7_20_18 [3] */
  1151. FN_ETH_TXD1, FN_VI0_G7, FN_SCIF2_RXD_C, FN_IIC1_SCL_D,
  1152. FN_AVB_TXD6, FN_SSI_WS5_B, 0, 0,
  1153. /* IP7_17_15 [3] */
  1154. FN_ETH_REFCLK, FN_VI0_G6, FN_SCIF2_SCK_C, FN_AVB_TXD5,
  1155. FN_SSI_SCK5_B, 0, 0, 0,
  1156. /* IP7_14_12 [3] */
  1157. FN_ETH_LINK, FN_VI0_G5, FN_MSIOF2_SS2_B, FN_SCIF4_TXD_D,
  1158. FN_AVB_TXD4, FN_ADICHS2, 0, 0,
  1159. /* IP7_11_9 [3] */
  1160. FN_ETH_RXD1, FN_VI0_G4, FN_MSIOF2_SS1_B, FN_SCIF4_RXD_D,
  1161. FN_AVB_TXD3, FN_ADICHS1, 0, 0,
  1162. /* IP7_8_6 [3] */
  1163. FN_ETH_RXD0, FN_VI0_G3, FN_MSIOF2_SYNC_B, FN_CAN0_TX_B,
  1164. FN_AVB_TXD2, FN_ADICHS0, FN_AD_NCS_N, 0,
  1165. /* IP7_5_3 [3] */
  1166. FN_ETH_RX_ER, FN_VI0_G2, FN_MSIOF2_SCK_B, FN_CAN0_RX_B,
  1167. FN_AVB_TXD1, FN_ADICLK, FN_AD_CLK, 0,
  1168. /* IP7_2_0 [3] */
  1169. FN_ETH_CRS_DV, FN_VI0_G1, FN_MSIOF2_TXD_B, FN_IIC0_SDA_D,
  1170. FN_AVB_TXD0, FN_ADICS_SAMP, FN_AD_DO, 0, }
  1171. },
  1172. { PINMUX_CFG_REG_VAR("IPSR8", 0xE6060040, 32,
  1173. 3, 3, 3, 3, 3, 2, 3, 3, 3, 3, 3) {
  1174. /* IP8_31_29 [3] */
  1175. FN_MSIOF0_RXD, FN_SCIF5_RXD, FN_I2C2_SCL_C, FN_DU1_DR2,
  1176. FN_RIF1_D0_B, FN_TS_SDEN_D, FN_FMCLK_C, FN_RDS_CLK,
  1177. /* IP8_28_26 [3] */
  1178. FN_I2C1_SDA, FN_SCIF4_TXD, FN_IRQ5, FN_DU1_DR1,
  1179. FN_RIF1_CLK_B, FN_TS_SCK_D, FN_BPFCLK_C, 0,
  1180. /* IP8_25_23 [3] */
  1181. FN_I2C1_SCL, FN_SCIF4_RXD, FN_PWM5_B, FN_DU1_DR0,
  1182. FN_RIF1_SYNC_B, FN_TS_SDATA_D, FN_TPUTO1_B, 0,
  1183. /* IP8_22_20 [3] */
  1184. FN_I2C0_SDA, FN_SCIF0_TXD_C, FN_TPUTO0, FN_CAN_CLK,
  1185. FN_DVC_MUTE, FN_CAN1_TX_D, 0, 0,
  1186. /* IP8_19_17 [3] */
  1187. FN_I2C0_SCL, FN_SCIF0_RXD_C, FN_PWM5, FN_TCLK1_B,
  1188. FN_AVB_GTXREFCLK, FN_CAN1_RX_D, FN_TPUTO0_B, 0,
  1189. /* IP8_16_15 [2] */
  1190. FN_HSCIF0_HSCK, FN_SCIF_CLK_B, FN_AVB_CRS, FN_AUDIO_CLKC_B,
  1191. /* IP8_14_12 [3] */
  1192. FN_HSCIF0_HRTS_N, FN_VI0_R7, FN_SCIF0_TXD_D, FN_I2C0_SDA_E,
  1193. FN_AVB_PHY_INT, FN_SSI_SDATA8_B, 0, 0,
  1194. /* IP8_11_9 [3] */
  1195. FN_HSCIF0_HCTS_N, FN_VI0_R6, FN_SCIF0_RXD_D, FN_I2C0_SCL_E,
  1196. FN_AVB_MAGIC, FN_SSI_SDATA7_B, 0, 0,
  1197. /* IP8_8_6 [3] */
  1198. FN_HSCIF0_HTX, FN_VI0_R5, FN_I2C1_SDA_C, FN_AUDIO_CLKB_B,
  1199. FN_AVB_LINK, FN_SSI_WS78_B, 0, 0,
  1200. /* IP8_5_3 [3] */
  1201. FN_HSCIF0_HRX, FN_VI0_R4, FN_I2C1_SCL_C, FN_AUDIO_CLKA_B,
  1202. FN_AVB_MDIO, FN_SSI_SCK78_B, 0, 0,
  1203. /* IP8_2_0 [3] */
  1204. FN_ETH_MDC, FN_VI0_R3, FN_SCIF3_TXD_B, FN_I2C4_SDA_E,
  1205. FN_AVB_MDC, FN_SSI_SDATA6_B, 0, 0, }
  1206. },
  1207. /*
  1208. * From IPSR9 to IPSR10 have been removed because they does not use.
  1209. */
  1210. { PINMUX_CFG_REG_VAR("IPSR11", 0xE606004C, 32,
  1211. 2, 3, 3, 3, 3, 2, 2, 3, 3, 2, 3, 3) {
  1212. /* IP11_31_30 [2] */
  1213. 0, 0, 0, 0,
  1214. /* IP11_29_27 [3] */
  1215. FN_SSI_SDATA0, FN_MSIOF1_SCK_B, FN_PWM0_B, FN_ADICLK_B,
  1216. FN_AD_CLK_B, 0, 0, 0,
  1217. /* IP11_26_24 [3] */
  1218. FN_SSI_WS0129, FN_MSIOF1_TXD_B, FN_SCIF5_TXD_D, FN_ADICS_SAMP_B,
  1219. FN_AD_DO_B, 0, 0, 0,
  1220. /* IP11_23_21 [3] */
  1221. FN_SSI_SCK0129, FN_MSIOF1_RXD_B, FN_SCIF5_RXD_D, FN_ADIDATA_B,
  1222. FN_AD_DI_B, FN_PCMWE_N, 0, 0,
  1223. /* IP11_20_18 [3] */
  1224. FN_SSI_SDATA7, FN_SCIFA2_TXD_B, FN_IRQ8, FN_AUDIO_CLKA_D,
  1225. FN_CAN_CLK_D, FN_PCMOE_N, 0, 0,
  1226. /* IP11_17_16 [2] */
  1227. FN_SSI_WS78, FN_SCIFA2_RXD_B, FN_IIC0_SCL_C, FN_DU1_CDE,
  1228. /* IP11_15_14 [2] */
  1229. FN_SSI_SCK78, FN_SCIFA2_SCK_B, FN_IIC0_SDA_C, FN_DU1_DISP,
  1230. /* IP11_13_11 [3] */
  1231. FN_SSI_SDATA6, FN_SCIFA1_TXD_B, FN_I2C4_SDA_C,
  1232. FN_DU1_EXODDF_DU1_ODDF_DISP_CDE, FN_CAN_DEBUGOUT15, 0, 0, 0,
  1233. /* IP11_10_8 [3] */
  1234. FN_SSI_WS6, FN_SCIFA1_RXD_B, FN_I2C4_SCL_C,
  1235. FN_DU1_EXVSYNC_DU1_VSYNC, FN_CAN_DEBUGOUT14, 0, 0, 0,
  1236. /* IP11_7_6 [2] */
  1237. FN_SSI_SCK6, FN_SCIFA1_SCK_B, FN_DU1_EXHSYNC_DU1_HSYNC,
  1238. FN_CAN_DEBUGOUT13,
  1239. /* IP11_5_3 [3] */
  1240. FN_SSI_SDATA5, FN_SCIFA3_TXD, FN_I2C3_SDA_C, FN_DU1_DOTCLKOUT1,
  1241. FN_CAN_DEBUGOUT12, 0, 0, 0,
  1242. /* IP11_2_0 [3] */
  1243. FN_SSI_WS5, FN_SCIFA3_RXD, FN_I2C3_SCL_C, FN_DU1_DOTCLKOUT0,
  1244. FN_CAN_DEBUGOUT11, 0, 0, 0, }
  1245. },
  1246. /*
  1247. * From IPSR12 to IPSR13 have been removed because they does not use.
  1248. */
  1249. { PINMUX_CFG_REG_VAR("MOD_SEL", 0xE6060090, 32,
  1250. 2, 1, 2, 3, 1, 1, 1, 1, 1, 1, 3, 3, 3, 3, 3,
  1251. 2, 1) {
  1252. /* SEL_ADG [2] */
  1253. FN_SEL_ADG_0, FN_SEL_ADG_1, FN_SEL_ADG_2, FN_SEL_ADG_3,
  1254. /* SEL_ADI [1] */
  1255. FN_SEL_ADI_0, FN_SEL_ADI_1,
  1256. /* SEL_CAN [2] */
  1257. FN_SEL_CAN_0, FN_SEL_CAN_1, FN_SEL_CAN_2, FN_SEL_CAN_3,
  1258. /* SEL_DARC [3] */
  1259. FN_SEL_DARC_0, FN_SEL_DARC_1, FN_SEL_DARC_2, FN_SEL_DARC_3,
  1260. FN_SEL_DARC_4, 0, 0, 0,
  1261. /* SEL_DR0 [1] */
  1262. FN_SEL_DR0_0, FN_SEL_DR0_1,
  1263. /* SEL_DR1 [1] */
  1264. FN_SEL_DR1_0, FN_SEL_DR1_1,
  1265. /* SEL_DR2 [1] */
  1266. FN_SEL_DR2_0, FN_SEL_DR2_1,
  1267. /* SEL_DR3 [1] */
  1268. FN_SEL_DR3_0, FN_SEL_DR3_1,
  1269. /* SEL_ETH [1] */
  1270. FN_SEL_ETH_0, FN_SEL_ETH_1,
  1271. /* SLE_FSN [1] */
  1272. FN_SEL_FSN_0, FN_SEL_FSN_1,
  1273. /* SEL_IC200 [3] */
  1274. FN_SEL_I2C00_0, FN_SEL_I2C00_1, FN_SEL_I2C00_2, FN_SEL_I2C00_3,
  1275. FN_SEL_I2C00_4, 0, 0, 0,
  1276. /* SEL_I2C01 [3] */
  1277. FN_SEL_I2C01_0, FN_SEL_I2C01_1, FN_SEL_I2C01_2, FN_SEL_I2C01_3,
  1278. FN_SEL_I2C01_4, 0, 0, 0,
  1279. /* SEL_I2C02 [3] */
  1280. FN_SEL_I2C02_0, FN_SEL_I2C02_1, FN_SEL_I2C02_2, FN_SEL_I2C02_3,
  1281. FN_SEL_I2C02_4, 0, 0, 0,
  1282. /* SEL_I2C03 [3] */
  1283. FN_SEL_I2C03_0, FN_SEL_I2C03_1, FN_SEL_I2C03_2, FN_SEL_I2C03_3,
  1284. FN_SEL_I2C03_4, 0, 0, 0,
  1285. /* SEL_I2C04 [3] */
  1286. FN_SEL_I2C04_0, FN_SEL_I2C04_1, FN_SEL_I2C04_2, FN_SEL_I2C04_3,
  1287. FN_SEL_I2C04_4, 0, 0, 0,
  1288. /* SEL_IIC00 [2] */
  1289. FN_SEL_IIC00_0, FN_SEL_IIC00_1, FN_SEL_IIC00_2, FN_SEL_IIC00_3,
  1290. /* SEL_AVB [1] */
  1291. FN_SEL_AVB_0, FN_SEL_AVB_1, }
  1292. },
  1293. { PINMUX_CFG_REG_VAR("MOD_SEL2", 0xE6060094, 32,
  1294. 2, 2, 1, 1, 1, 1, 1, 1, 2, 2, 1, 1, 2, 2, 1, 1,
  1295. 2, 2, 2, 1, 1, 2) {
  1296. /* SEL_IEB [2] */
  1297. FN_SEL_IEB_0, FN_SEL_IEB_1, FN_SEL_IEB_2, 0,
  1298. /* SEL_IIC0 [2] */
  1299. FN_SEL_IIC01_0, FN_SEL_IIC01_1, FN_SEL_IIC01_2, FN_SEL_IIC01_3,
  1300. /* SEL_LBS [1] */
  1301. FN_SEL_LBS_0, FN_SEL_LBS_1,
  1302. /* SEL_MSI1 [1] */
  1303. FN_SEL_MSI1_0, FN_SEL_MSI1_1,
  1304. /* SEL_MSI2 [1] */
  1305. FN_SEL_MSI2_0, FN_SEL_MSI2_1,
  1306. /* SEL_RAD [1] */
  1307. FN_SEL_RAD_0, FN_SEL_RAD_1,
  1308. /* SEL_RCN [1] */
  1309. FN_SEL_RCN_0, FN_SEL_RCN_1,
  1310. /* SEL_RSP [1] */
  1311. FN_SEL_RSP_0, FN_SEL_RSP_1,
  1312. /* SEL_SCIFA0 [2] */
  1313. FN_SEL_SCIFA0_0, FN_SEL_SCIFA0_1, FN_SEL_SCIFA0_2,
  1314. FN_SEL_SCIFA0_3,
  1315. /* SEL_SCIFA1 [2] */
  1316. FN_SEL_SCIFA1_0, FN_SEL_SCIFA1_1, FN_SEL_SCIFA1_2, 0,
  1317. /* SEL_SCIFA2 [1] */
  1318. FN_SEL_SCIFA2_0, FN_SEL_SCIFA2_1,
  1319. /* SEL_SCIFA3 [1] */
  1320. FN_SEL_SCIFA3_0, FN_SEL_SCIFA3_1,
  1321. /* SEL_SCIFA4 [2] */
  1322. FN_SEL_SCIFA4_0, FN_SEL_SCIFA4_1, FN_SEL_SCIFA4_2,
  1323. FN_SEL_SCIFA4_3,
  1324. /* SEL_SCIFA5 [2] */
  1325. FN_SEL_SCIFA5_0, FN_SEL_SCIFA5_1, FN_SEL_SCIFA5_2,
  1326. FN_SEL_SCIFA5_3,
  1327. /* SEL_SPDM [1] */
  1328. FN_SEL_SPDM_0, FN_SEL_SPDM_1,
  1329. /* SEL_TMU [1] */
  1330. FN_SEL_TMU_0, FN_SEL_TMU_1,
  1331. /* SEL_TSIF0 [2] */
  1332. FN_SEL_TSIF0_0, FN_SEL_TSIF0_1, FN_SEL_TSIF0_2, FN_SEL_TSIF0_3,
  1333. /* SEL_CAN0 [2] */
  1334. FN_SEL_CAN0_0, FN_SEL_CAN0_1, FN_SEL_CAN0_2, FN_SEL_CAN0_3,
  1335. /* SEL_CAN1 [2] */
  1336. FN_SEL_CAN1_0, FN_SEL_CAN1_1, FN_SEL_CAN1_2, FN_SEL_CAN1_3,
  1337. /* SEL_HSCIF0 [1] */
  1338. FN_SEL_HSCIF0_0, FN_SEL_HSCIF0_1,
  1339. /* SEL_HSCIF1 [1] */
  1340. FN_SEL_HSCIF1_0, FN_SEL_HSCIF1_1,
  1341. /* SEL_RDS [2] */
  1342. FN_SEL_RDS_0, FN_SEL_RDS_1, FN_SEL_RDS_2, FN_SEL_RDS_3, }
  1343. },
  1344. { PINMUX_CFG_REG_VAR("MOD_SEL3", 0xE6060098, 32,
  1345. 2, 2, 2, 1, 3, 2, 1, 1, 1, 1, 1, 1, 1, 1,
  1346. 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1) {
  1347. /* SEL_SCIF0 [2] */
  1348. FN_SEL_SCIF0_0, FN_SEL_SCIF0_1, FN_SEL_SCIF0_2, FN_SEL_SCIF0_3,
  1349. /* SEL_SCIF1 [2] */
  1350. FN_SEL_SCIF1_0, FN_SEL_SCIF1_1, FN_SEL_SCIF1_2, 0,
  1351. /* SEL_SCIF2 [2] */
  1352. FN_SEL_SCIF2_0, FN_SEL_SCIF2_1, FN_SEL_SCIF2_2, 0,
  1353. /* SEL_SCIF3 [1] */
  1354. FN_SEL_SCIF3_0, FN_SEL_SCIF3_1,
  1355. /* SEL_SCIF4 [3] */
  1356. FN_SEL_SCIF4_0, FN_SEL_SCIF4_1, FN_SEL_SCIF4_2, FN_SEL_SCIF4_3,
  1357. FN_SEL_SCIF4_4, 0, 0, 0,
  1358. /* SEL_SCIF5 [2] */
  1359. FN_SEL_SCIF5_0, FN_SEL_SCIF5_1, FN_SEL_SCIF5_2, FN_SEL_SCIF5_3,
  1360. /* SEL_SSI1 [1] */
  1361. FN_SEL_SSI1_0, FN_SEL_SSI1_1,
  1362. /* SEL_SSI2 [1] */
  1363. FN_SEL_SSI2_0, FN_SEL_SSI2_1,
  1364. /* SEL_SSI4 [1] */
  1365. FN_SEL_SSI4_0, FN_SEL_SSI4_1,
  1366. /* SEL_SSI5 [1] */
  1367. FN_SEL_SSI5_0, FN_SEL_SSI5_1,
  1368. /* SEL_SSI6 [1] */
  1369. FN_SEL_SSI6_0, FN_SEL_SSI6_1,
  1370. /* SEL_SSI7 [1] */
  1371. FN_SEL_SSI7_0, FN_SEL_SSI7_1,
  1372. /* SEL_SSI8 [1] */
  1373. FN_SEL_SSI8_0, FN_SEL_SSI8_1,
  1374. /* SEL_SSI9 [1] */
  1375. FN_SEL_SSI9_0, FN_SEL_SSI9_1,
  1376. /* RESEVED [1] */
  1377. 0, 0,
  1378. /* RESEVED [1] */
  1379. 0, 0,
  1380. /* RESEVED [1] */
  1381. 0, 0,
  1382. /* RESEVED [1] */
  1383. 0, 0,
  1384. /* RESEVED [1] */
  1385. 0, 0,
  1386. /* RESEVED [1] */
  1387. 0, 0,
  1388. /* RESEVED [1] */
  1389. 0, 0,
  1390. /* RESEVED [1] */
  1391. 0, 0,
  1392. /* RESEVED [1] */
  1393. 0, 0,
  1394. /* RESEVED [1] */
  1395. 0, 0,
  1396. /* RESEVED [1] */
  1397. 0, 0,
  1398. /* RESEVED [1] */
  1399. 0, 0, }
  1400. },
  1401. { PINMUX_CFG_REG("INOUTSEL0", 0xE6050004, 32, 1) { GP_INOUTSEL(0) } },
  1402. { PINMUX_CFG_REG("INOUTSEL1", 0xE6051004, 32, 1) {
  1403. 0, 0,
  1404. 0, 0,
  1405. 0, 0,
  1406. 0, 0,
  1407. 0, 0,
  1408. 0, 0,
  1409. GP_1_25_IN, GP_1_25_OUT,
  1410. GP_1_24_IN, GP_1_24_OUT,
  1411. GP_1_23_IN, GP_1_23_OUT,
  1412. GP_1_22_IN, GP_1_22_OUT,
  1413. GP_1_21_IN, GP_1_21_OUT,
  1414. GP_1_20_IN, GP_1_20_OUT,
  1415. GP_1_19_IN, GP_1_19_OUT,
  1416. GP_1_18_IN, GP_1_18_OUT,
  1417. GP_1_17_IN, GP_1_17_OUT,
  1418. GP_1_16_IN, GP_1_16_OUT,
  1419. GP_1_15_IN, GP_1_15_OUT,
  1420. GP_1_14_IN, GP_1_14_OUT,
  1421. GP_1_13_IN, GP_1_13_OUT,
  1422. GP_1_12_IN, GP_1_12_OUT,
  1423. GP_1_11_IN, GP_1_11_OUT,
  1424. GP_1_10_IN, GP_1_10_OUT,
  1425. GP_1_9_IN, GP_1_9_OUT,
  1426. GP_1_8_IN, GP_1_8_OUT,
  1427. GP_1_7_IN, GP_1_7_OUT,
  1428. GP_1_6_IN, GP_1_6_OUT,
  1429. GP_1_5_IN, GP_1_5_OUT,
  1430. GP_1_4_IN, GP_1_4_OUT,
  1431. GP_1_3_IN, GP_1_3_OUT,
  1432. GP_1_2_IN, GP_1_2_OUT,
  1433. GP_1_1_IN, GP_1_1_OUT,
  1434. GP_1_0_IN, GP_1_0_OUT, }
  1435. },
  1436. { PINMUX_CFG_REG("INOUTSEL2", 0xE6052004, 32, 1) { GP_INOUTSEL(2) } },
  1437. { PINMUX_CFG_REG("INOUTSEL3", 0xE6053004, 32, 1) { GP_INOUTSEL(3) } },
  1438. { PINMUX_CFG_REG("INOUTSEL4", 0xE6054004, 32, 1) { GP_INOUTSEL(4) } },
  1439. { PINMUX_CFG_REG("INOUTSEL5", 0xE6055004, 32, 1) {
  1440. 0, 0,
  1441. 0, 0,
  1442. 0, 0,
  1443. 0, 0,
  1444. GP_5_27_IN, GP_5_27_OUT,
  1445. GP_5_26_IN, GP_5_26_OUT,
  1446. GP_5_25_IN, GP_5_25_OUT,
  1447. GP_5_24_IN, GP_5_24_OUT,
  1448. GP_5_23_IN, GP_5_23_OUT,
  1449. GP_5_22_IN, GP_5_22_OUT,
  1450. GP_5_21_IN, GP_5_21_OUT,
  1451. GP_5_20_IN, GP_5_20_OUT,
  1452. GP_5_19_IN, GP_5_19_OUT,
  1453. GP_5_18_IN, GP_5_18_OUT,
  1454. GP_5_17_IN, GP_5_17_OUT,
  1455. GP_5_16_IN, GP_5_16_OUT,
  1456. GP_5_15_IN, GP_5_15_OUT,
  1457. GP_5_14_IN, GP_5_14_OUT,
  1458. GP_5_13_IN, GP_5_13_OUT,
  1459. GP_5_12_IN, GP_5_12_OUT,
  1460. GP_5_11_IN, GP_5_11_OUT,
  1461. GP_5_10_IN, GP_5_10_OUT,
  1462. GP_5_9_IN, GP_5_9_OUT,
  1463. GP_5_8_IN, GP_5_8_OUT,
  1464. GP_5_7_IN, GP_5_7_OUT,
  1465. GP_5_6_IN, GP_5_6_OUT,
  1466. GP_5_5_IN, GP_5_5_OUT,
  1467. GP_5_4_IN, GP_5_4_OUT,
  1468. GP_5_3_IN, GP_5_3_OUT,
  1469. GP_5_2_IN, GP_5_2_OUT,
  1470. GP_5_1_IN, GP_5_1_OUT,
  1471. GP_5_0_IN, GP_5_0_OUT, }
  1472. },
  1473. { PINMUX_CFG_REG("INOUTSEL6", 0xE6055404, 32, 1) {
  1474. 0, 0,
  1475. 0, 0,
  1476. 0, 0,
  1477. 0, 0,
  1478. 0, 0,
  1479. 0, 0,
  1480. GP_6_25_IN, GP_6_25_OUT,
  1481. GP_6_24_IN, GP_6_24_OUT,
  1482. GP_6_23_IN, GP_6_23_OUT,
  1483. GP_6_22_IN, GP_6_22_OUT,
  1484. GP_6_21_IN, GP_6_21_OUT,
  1485. GP_6_20_IN, GP_6_20_OUT,
  1486. GP_6_19_IN, GP_6_19_OUT,
  1487. GP_6_18_IN, GP_6_18_OUT,
  1488. GP_6_17_IN, GP_6_17_OUT,
  1489. GP_6_16_IN, GP_6_16_OUT,
  1490. GP_6_15_IN, GP_6_15_OUT,
  1491. GP_6_14_IN, GP_6_14_OUT,
  1492. GP_6_13_IN, GP_6_13_OUT,
  1493. GP_6_12_IN, GP_6_12_OUT,
  1494. GP_6_11_IN, GP_6_11_OUT,
  1495. GP_6_10_IN, GP_6_10_OUT,
  1496. GP_6_9_IN, GP_6_9_OUT,
  1497. GP_6_8_IN, GP_6_8_OUT,
  1498. GP_6_7_IN, GP_6_7_OUT,
  1499. GP_6_6_IN, GP_6_6_OUT,
  1500. GP_6_5_IN, GP_6_5_OUT,
  1501. GP_6_4_IN, GP_6_4_OUT,
  1502. GP_6_3_IN, GP_6_3_OUT,
  1503. GP_6_2_IN, GP_6_2_OUT,
  1504. GP_6_1_IN, GP_6_1_OUT,
  1505. GP_6_0_IN, GP_6_0_OUT, }
  1506. },
  1507. { },
  1508. };
  1509. static struct pinmux_data_reg pinmux_data_regs[] = {
  1510. { PINMUX_DATA_REG("INDT0", 0xE6050008, 32) { GP_INDT(0) } },
  1511. { PINMUX_DATA_REG("INDT1", 0xE6051008, 32) {
  1512. 0, 0, 0, 0,
  1513. 0, 0, GP_1_25_DATA, GP_1_24_DATA,
  1514. GP_1_23_DATA, GP_1_22_DATA, GP_1_21_DATA, GP_1_20_DATA,
  1515. GP_1_19_DATA, GP_1_18_DATA, GP_1_17_DATA, GP_1_16_DATA,
  1516. GP_1_15_DATA, GP_1_14_DATA, GP_1_13_DATA, GP_1_12_DATA,
  1517. GP_1_11_DATA, GP_1_10_DATA, GP_1_9_DATA, GP_1_8_DATA,
  1518. GP_1_7_DATA, GP_1_6_DATA, GP_1_5_DATA, GP_1_4_DATA,
  1519. GP_1_3_DATA, GP_1_2_DATA, GP_1_1_DATA, GP_1_0_DATA }
  1520. },
  1521. { PINMUX_DATA_REG("INDT2", 0xE6052008, 32) { GP_INDT(2) } },
  1522. { PINMUX_DATA_REG("INDT3", 0xE6053008, 32) { GP_INDT(3) } },
  1523. { PINMUX_DATA_REG("INDT4", 0xE6054008, 32) { GP_INDT(4) } },
  1524. { PINMUX_DATA_REG("INDT5", 0xE6055008, 32) {
  1525. 0, 0, 0, 0,
  1526. GP_5_27_DATA, GP_5_26_DATA, GP_5_25_DATA, GP_5_24_DATA,
  1527. GP_5_23_DATA, GP_5_22_DATA, GP_5_21_DATA, GP_5_20_DATA,
  1528. GP_5_19_DATA, GP_5_18_DATA, GP_5_17_DATA, GP_5_16_DATA,
  1529. GP_5_15_DATA, GP_5_14_DATA, GP_5_13_DATA, GP_5_12_DATA,
  1530. GP_5_11_DATA, GP_5_10_DATA, GP_5_9_DATA, GP_5_8_DATA,
  1531. GP_5_7_DATA, GP_5_6_DATA, GP_5_5_DATA, GP_5_4_DATA,
  1532. GP_5_3_DATA, GP_5_2_DATA, GP_5_1_DATA, GP_5_0_DATA }
  1533. },
  1534. { PINMUX_DATA_REG("INDT6", 0xE6055408, 32) {
  1535. 0, 0, 0, 0,
  1536. 0, 0, GP_6_25_DATA, GP_6_24_DATA,
  1537. GP_6_23_DATA, GP_6_22_DATA, GP_6_21_DATA, GP_6_20_DATA,
  1538. GP_6_19_DATA, GP_6_18_DATA, GP_6_17_DATA, GP_6_16_DATA,
  1539. GP_6_15_DATA, GP_6_14_DATA, GP_6_13_DATA, GP_6_12_DATA,
  1540. GP_6_11_DATA, GP_6_10_DATA, GP_6_9_DATA, GP_6_8_DATA,
  1541. GP_6_7_DATA, GP_6_6_DATA, GP_6_5_DATA, GP_6_4_DATA,
  1542. GP_6_3_DATA, GP_6_2_DATA, GP_6_1_DATA, GP_6_0_DATA }
  1543. },
  1544. { },
  1545. };
  1546. static struct pinmux_info r8a7794_pinmux_info = {
  1547. .name = "r8a7794_pfc",
  1548. .unlock_reg = 0xe6060000, /* PMMR */
  1549. .reserved_id = PINMUX_RESERVED,
  1550. .data = { PINMUX_DATA_BEGIN, PINMUX_DATA_END },
  1551. .input = { PINMUX_INPUT_BEGIN, PINMUX_INPUT_END },
  1552. .output = { PINMUX_OUTPUT_BEGIN, PINMUX_OUTPUT_END },
  1553. .mark = { PINMUX_MARK_BEGIN, PINMUX_MARK_END },
  1554. .function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },
  1555. .first_gpio = GPIO_GP_0_0,
  1556. .last_gpio = GPIO_FN_AD_CLK_B,
  1557. .gpios = pinmux_gpios,
  1558. .cfg_regs = pinmux_config_regs,
  1559. .data_regs = pinmux_data_regs,
  1560. .gpio_data = pinmux_data,
  1561. .gpio_data_size = ARRAY_SIZE(pinmux_data),
  1562. };
  1563. void r8a7794_pinmux_init(void)
  1564. {
  1565. register_pinmux(&r8a7794_pinmux_info);
  1566. }