mpc8260.h 47 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923
  1. /*
  2. * (C) Copyright 2000, 2001
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * mpc8260.h
  25. *
  26. * MPC8255 / MPC8260 specific definitions
  27. */
  28. #ifndef __MPC8260_H__
  29. #define __MPC8260_H__
  30. #ifdef CONFIG_MPC8255
  31. #define CPU_ID_STR "MPC8255"
  32. #endif
  33. #ifndef CPU_ID_STR
  34. #if defined(CONFIG_MPC8272_FAMILY)
  35. #ifdef CONFIG_MPC8247
  36. #define CPU_ID_STR "MPC8247"
  37. #elif defined CONFIG_MPC8248
  38. #define CPU_ID_STR "MPC8248"
  39. #elif defined CONFIG_MPC8271
  40. #define CPU_ID_STR "MPC8271"
  41. #else
  42. #define CPU_ID_STR "MPC8272"
  43. #endif
  44. #else
  45. #define CPU_ID_STR "MPC8260"
  46. #endif
  47. #endif /* !CPU_ID_STR */
  48. /*-----------------------------------------------------------------------
  49. * Exception offsets (PowerPC standard)
  50. */
  51. #define EXC_OFF_SYS_RESET 0x0100 /* System reset */
  52. #define _START_OFFSET EXC_OFF_SYS_RESET
  53. /*-----------------------------------------------------------------------
  54. * BCR - Bus Configuration Register 4-25
  55. */
  56. #define BCR_EBM 0x80000000 /* External Bus Mode */
  57. #define BCR_APD_MSK 0x70000000 /* Address Phase Delay Mask */
  58. #define BCR_L2C 0x08000000 /* Secondary Cache Controller */
  59. #define BCR_L2D_MSK 0x07000000 /* L2 Cache Hit Delay Mask */
  60. #define BCR_PLDP 0x00800000 /* Pipeline Maximum Depth */
  61. #define BCR_EAV 0x00400000 /* Enable Address Visibility */
  62. #define BCR_ETM 0x00080000 /* Compatibility Mode Enable */
  63. #define BCR_LETM 0x00040000 /* LocalBus Compatibility Mode Enable*/
  64. #define BCR_EPAR 0x00020000 /* Even Parity */
  65. #define BCR_LEPAR 0x00010000 /* Local Bus Even Parity */
  66. #define BCR_NPQM0 0x00008000 /* Non PowerQUICC-II Master 0 */
  67. #define BCR_NPQM1 0x00004000 /* Non PowerQUICC-II Master 1 */
  68. #define BCR_NPQM2 0x00002000 /* Non PowerQUICC-II Master 2 */
  69. #define BCR_EXDD 0x00000400 /* External Master Delay Disable*/
  70. #define BCR_ISPS 0x00000010 /* Internal Space Port Size */
  71. /*-----------------------------------------------------------------------
  72. * PPC_ACR - 60x Bus Arbiter Configuration Register 4-28
  73. */
  74. #define PPC_ACR_DBGD 0x20 /* Data Bus Grant Delay */
  75. #define PPC_ACR_EARB 0x10 /* External Arbitration */
  76. #define PPC_ACR_PRKM_MSK 0x0f /* Parking Master */
  77. #define PPC_ACR_PRKM_CPMH 0x00 /* CPM high request level */
  78. #define PPC_ACR_PRKM_CPMM 0x01 /* CPM middle request level */
  79. #define PPC_ACR_PRKM_CPML 0x02 /* CPM low request level */
  80. #define PPC_ACR_PRKM_CORE 0x06 /* Internal Core */
  81. #define PPC_ACR_PRKM_EXT1 0x07 /* External Master 1 */
  82. #define PPC_ACR_PRKM_EXT2 0x08 /* External Master 2 */
  83. #define PPC_ACR_PRKM_EXT3 0x09 /* External Master 3 */
  84. /*-----------------------------------------------------------------------
  85. * PPC_ALRH/PPC_ALRL - 60x Bus Arbitration-Level Registers 4-28
  86. */
  87. #define PPC_ALRH_PF0_MSK 0xf0000000 /* Priority Field 0 Mask */
  88. #define PPC_ALRH_PF1_MSK 0x0f000000 /* Priority Field 1 Mask */
  89. #define PPC_ALRH_PF2_MSK 0x00f00000 /* Priority Field 2 Mask */
  90. #define PPC_ALRH_PF3_MSK 0x000f0000 /* Priority Field 3 Mask */
  91. #define PPC_ALRH_PF4_MSK 0x0000f000 /* Priority Field 4 Mask */
  92. #define PPC_ALRH_PF5_MSK 0x00000f00 /* Priority Field 5 Mask */
  93. #define PPC_ALRH_PF6_MSK 0x000000f0 /* Priority Field 6 Mask */
  94. #define PPC_ALRH_PF7_MSK 0x0000000f /* Priority Field 7 Mask */
  95. #define PPC_ALRL_PF8_MSK 0xf0000000 /* Priority Field 8 Mask */
  96. #define PPC_ALRL_PF9_MSK 0x0f000000 /* Priority Field 9 Mask */
  97. #define PPC_ALRL_PF10_MSK 0x00f00000 /* Priority Field 10 Mask */
  98. #define PPC_ALRL_PF11_MSK 0x000f0000 /* Priority Field 11 Mask */
  99. #define PPC_ALRL_PF12_MSK 0x0000f000 /* Priority Field 12 Mask */
  100. #define PPC_ALRL_PF13_MSK 0x00000f00 /* Priority Field 13 Mask */
  101. #define PPC_ALRL_PF14_MSK 0x000000f0 /* Priority Field 14 Mask */
  102. #define PPC_ALRL_PF15_MSK 0x0000000f /* Priority Field 15 Mask */
  103. /*-----------------------------------------------------------------------
  104. * LCL_ACR - Local Bus Arbiter Configuration Register 4-29
  105. */
  106. #define LCL_ACR_DBGD 0x20 /* Data Bus Grant Delay */
  107. #define LCL_ACR_PRKM_MSK 0x0f /* Parking Master */
  108. #define LCL_ACR_PRKM_CPMH 0x00 /* CPM high request level */
  109. #define LCL_ACR_PRKM_CPMM 0x01 /* CPM middle request level */
  110. #define LCL_ACR_PRKM_CPML 0x02 /* CPM low request level */
  111. #define LCL_ACR_PRKM_HOST 0x03 /* Host Bridge */
  112. /*-----------------------------------------------------------------------
  113. * LCL_ALRH/LCL_ALRL - Local Bus Arbitration Level Registers 4-30
  114. */
  115. #define LCL_ALRH_PF0_MSK 0xf0000000 /* Priority Field 0 Mask */
  116. #define LCL_ALRH_PF1_MSK 0x0f000000 /* Priority Field 1 Mask */
  117. #define LCL_ALRH_PF2_MSK 0x00f00000 /* Priority Field 2 Mask */
  118. #define LCL_ALRH_PF3_MSK 0x000f0000 /* Priority Field 3 Mask */
  119. #define LCL_ALRH_PF4_MSK 0x0000f000 /* Priority Field 4 Mask */
  120. #define LCL_ALRH_PF5_MSK 0x00000f00 /* Priority Field 5 Mask */
  121. #define LCL_ALRH_PF6_MSK 0x000000f0 /* Priority Field 6 Mask */
  122. #define LCL_ALRH_PF7_MSK 0x0000000f /* Priority Field 7 Mask */
  123. #define LCL_ALRL_PF8_MSK 0xf0000000 /* Priority Field 8 Mask */
  124. #define LCL_ALRL_PF9_MSK 0x0f000000 /* Priority Field 9 Mask */
  125. #define LCL_ALRL_PF10_MSK 0x00f00000 /* Priority Field 10 Mask */
  126. #define LCL_ALRL_PF11_MSK 0x000f0000 /* Priority Field 11 Mask */
  127. #define LCL_ALRL_PF12_MSK 0x0000f000 /* Priority Field 12 Mask */
  128. #define LCL_ALRL_PF13_MSK 0x00000f00 /* Priority Field 13 Mask */
  129. #define LCL_ALRL_PF14_MSK 0x000000f0 /* Priority Field 14 Mask */
  130. #define LCL_ALRL_PF15_MSK 0x0000000f /* Priority Field 15 Mask */
  131. /*-----------------------------------------------------------------------
  132. * SIUMCR - SIU Module Configuration Register 4-31
  133. */
  134. #define SIUMCR_BBD 0x80000000 /* Bus Busy Disable */
  135. #define SIUMCR_ESE 0x40000000 /* External Snoop Enable */
  136. #define SIUMCR_PBSE 0x20000000 /* Parity Byte Select Enable */
  137. #define SIUMCR_CDIS 0x10000000 /* Core Disable */
  138. #define SIUMCR_DPPC00 0x00000000 /* Data Parity Pins Configuration*/
  139. #define SIUMCR_DPPC01 0x04000000 /* - " - */
  140. #define SIUMCR_DPPC10 0x08000000 /* - " - */
  141. #define SIUMCR_DPPC11 0x0c000000 /* - " - */
  142. #define SIUMCR_L2CPC00 0x00000000 /* L2 Cache Pins Configuration */
  143. #define SIUMCR_L2CPC01 0x01000000 /* - " - */
  144. #define SIUMCR_L2CPC10 0x02000000 /* - " - */
  145. #define SIUMCR_L2CPC11 0x03000000 /* - " - */
  146. #define SIUMCR_LBPC00 0x00000000 /* Local Bus Pins Configuration */
  147. #define SIUMCR_LBPC01 0x00400000 /* - " - */
  148. #define SIUMCR_LBPC10 0x00800000 /* - " - */
  149. #define SIUMCR_LBPC11 0x00c00000 /* - " - */
  150. #define SIUMCR_APPC00 0x00000000 /* Address Parity Pins Configuration*/
  151. #define SIUMCR_APPC01 0x00100000 /* - " - */
  152. #define SIUMCR_APPC10 0x00200000 /* - " - */
  153. #define SIUMCR_APPC11 0x00300000 /* - " - */
  154. #define SIUMCR_CS10PC00 0x00000000 /* CS10 Pin Configuration */
  155. #define SIUMCR_CS10PC01 0x00040000 /* - " - */
  156. #define SIUMCR_CS10PC10 0x00080000 /* - " - */
  157. #define SIUMCR_CS10PC11 0x000c0000 /* - " - */
  158. #define SIUMCR_BCTLC00 0x00000000 /* Buffer Control Configuration */
  159. #define SIUMCR_BCTLC01 0x00010000 /* - " - */
  160. #define SIUMCR_BCTLC10 0x00020000 /* - " - */
  161. #define SIUMCR_BCTLC11 0x00030000 /* - " - */
  162. #define SIUMCR_MMR00 0x00000000 /* Mask Masters Requests */
  163. #define SIUMCR_MMR01 0x00004000 /* - " - */
  164. #define SIUMCR_MMR10 0x00008000 /* - " - */
  165. #define SIUMCR_MMR11 0x0000c000 /* - " - */
  166. #define SIUMCR_LPBSE 0x00002000 /* LocalBus Parity Byte Select Enable*/
  167. #define SIUMCR_ABE 0x00000400 /* Address output buffer impedance*/
  168. /*-----------------------------------------------------------------------
  169. * IMMR - Internal Memory Map Register 4-34
  170. */
  171. #define IMMR_ISB_MSK 0xfffe0000 /* Internal Space base */
  172. #define IMMR_PARTNUM_MSK 0x0000ff00 /* Part number */
  173. #define IMMR_MASKNUM_MSK 0x000000ff /* Mask number */
  174. /*-----------------------------------------------------------------------
  175. * SYPCR - System Protection Control Register 4-35
  176. */
  177. #define SYPCR_SWTC 0xffff0000 /* Software Watchdog Timer Count*/
  178. #define SYPCR_BMT 0x0000ff00 /* Bus Monitor Timing */
  179. #define SYPCR_PBME 0x00000080 /* 60x Bus Monitor Enable */
  180. #define SYPCR_LBME 0x00000040 /* Local Bus Monitor Enable */
  181. #define SYPCR_SWE 0x00000004 /* Software Watchdog Enable */
  182. #define SYPCR_SWRI 0x00000002 /* Software Watchdog Reset/Int Select*/
  183. #define SYPCR_SWP 0x00000001 /* Software Watchdog Prescale */
  184. /*-----------------------------------------------------------------------
  185. * TMCNTSC - Time Counter Status and Control Register 4-40
  186. */
  187. #define TMCNTSC_SEC 0x0080 /* Once Per Second Interrupt */
  188. #define TMCNTSC_ALR 0x0040 /* Alarm Interrupt */
  189. #define TMCNTSC_SIE 0x0008 /* Second Interrupt Enable */
  190. #define TMCNTSC_ALE 0x0004 /* Alarm Interrupt Enable */
  191. #define TMCNTSC_TCF 0x0002 /* Time Counter Frequency */
  192. #define TMCNTSC_TCE 0x0001 /* Time Counter Enable */
  193. /*-----------------------------------------------------------------------
  194. * PISCR - Periodic Interrupt Status and Control Register 4-42
  195. */
  196. #if 0 /* already defined in asm/immap_8260.h */
  197. #define PISCR_PS 0x0080 /* Periodic Interrupt Status */
  198. #define PISCR_PIE 0x0004 /* Periodic Interrupt Enable */
  199. #define PISCR_PTF 0x0002 /* Periodic Timer Frequency */
  200. #define PISCR_PTE 0x0001 /* Periodic Timer Enable */
  201. #endif
  202. /*-----------------------------------------------------------------------
  203. * RSR - Reset Status Register 5-4
  204. */
  205. #define RSR_JTRS 0x00000020 /* JTAG Reset Status */
  206. #define RSR_CSRS 0x00000010 /* Check Stop Reset Status */
  207. #define RSR_SWRS 0x00000008 /* Software Watchdog Reset Status*/
  208. #define RSR_BMRS 0x00000004 /* Bus Monitor Reset Status */
  209. #define RSR_ESRS 0x00000002 /* External Soft Reset Status */
  210. #define RSR_EHRS 0x00000001 /* External Hard Reset Status */
  211. #define RSR_ALLBITS (RSR_JTRS|RSR_CSRS|RSR_SWRS|RSR_BMRS|RSR_ESRS|RSR_EHRS)
  212. /*-----------------------------------------------------------------------
  213. * RMR - Reset Mode Register 5-5
  214. */
  215. #define RMR_CSRE 0x00000001 /* Checkstop Reset Enable */
  216. /*-----------------------------------------------------------------------
  217. * Hard Reset Configuration Word 5-8
  218. */
  219. #define HRCW_EARB 0x80000000 /* External Arbitration */
  220. #define HRCW_EXMC 0x40000000 /* External Memory Controller */
  221. #define HRCW_CDIS 0x20000000 /* Core Disable */
  222. #define HRCW_EBM 0x10000000 /* External Bus Mode */
  223. #define HRCW_BPS00 0x00000000 /* Boot Port Size */
  224. #define HRCW_BPS01 0x04000000 /* - " - */
  225. #define HRCW_BPS10 0x08000000 /* - " - */
  226. #define HRCW_BPS11 0x0c000000 /* - " - */
  227. #define HRCW_CIP 0x02000000 /* Core Initial Prefix */
  228. #define HRCW_ISPS 0x01000000 /* Internal Space Port Size */
  229. #define HRCW_L2CPC00 0x00000000 /* L2 Cache Pins Configuration */
  230. #define HRCW_L2CPC01 0x00400000 /* - " - */
  231. #define HRCW_L2CPC10 0x00800000 /* - " - */
  232. #define HRCW_L2CPC11 0x00c00000 /* - " - */
  233. #define HRCW_DPPC00 0x00000000 /* Data Parity Pin Configuration*/
  234. #define HRCW_DPPC01 0x00100000 /* - " - */
  235. #define HRCW_DPPC10 0x00200000 /* - " - */
  236. #define HRCW_DPPC11 0x00300000 /* - " - */
  237. #define HRCW_reserved1 0x00080000 /* reserved */
  238. #define HRCW_ISB000 0x00000000 /* Initial Internal Space Base */
  239. #define HRCW_ISB001 0x00010000 /* - " - */
  240. #define HRCW_ISB010 0x00020000 /* - " - */
  241. #define HRCW_ISB011 0x00030000 /* - " - */
  242. #define HRCW_ISB100 0x00040000 /* - " - */
  243. #define HRCW_ISB101 0x00050000 /* - " - */
  244. #define HRCW_ISB110 0x00060000 /* - " - */
  245. #define HRCW_ISB111 0x00070000 /* - " - */
  246. #define HRCW_BMS 0x00008000 /* Boot Memory Space */
  247. #define HRCW_BBD 0x00004000 /* Bus Busy Disable */
  248. #define HRCW_MMR00 0x00000000 /* Mask Masters Requests */
  249. #define HRCW_MMR01 0x00001000 /* - " - */
  250. #define HRCW_MMR10 0x00002000 /* - " - */
  251. #define HRCW_MMR11 0x00003000 /* - " - */
  252. #define HRCW_LBPC00 0x00000000 /* Local Bus Pin Configuration */
  253. #define HRCW_LBPC01 0x00000400 /* - " - */
  254. #define HRCW_LBPC10 0x00000800 /* - " - */
  255. #define HRCW_LBPC11 0x00000c00 /* - " - */
  256. #define HRCW_APPC00 0x00000000 /* Address Parity Pin Configuration*/
  257. #define HRCW_APPC01 0x00000100 /* - " - */
  258. #define HRCW_APPC10 0x00000200 /* - " - */
  259. #define HRCW_APPC11 0x00000300 /* - " - */
  260. #define HRCW_CS10PC00 0x00000000 /* CS10 Pin Configuration */
  261. #define HRCW_CS10PC01 0x00000040 /* - " - */
  262. #define HRCW_CS10PC10 0x00000080 /* - " - */
  263. #define HRCW_CS10PC11 0x000000c0 /* - " - */
  264. #define HRCW_MODCK_H0000 0x00000000 /* High-order bits of MODCK Bus */
  265. #define HRCW_MODCK_H0001 0x00000001 /* - " - */
  266. #define HRCW_MODCK_H0010 0x00000002 /* - " - */
  267. #define HRCW_MODCK_H0011 0x00000003 /* - " - */
  268. #define HRCW_MODCK_H0100 0x00000004 /* - " - */
  269. #define HRCW_MODCK_H0101 0x00000005 /* - " - */
  270. #define HRCW_MODCK_H0110 0x00000006 /* - " - */
  271. #define HRCW_MODCK_H0111 0x00000007 /* - " - */
  272. #define HRCW_MODCK_H1000 0x00000008 /* - " - */
  273. #define HRCW_MODCK_H1001 0x00000009 /* - " - */
  274. #define HRCW_MODCK_H1010 0x0000000a /* - " - */
  275. #define HRCW_MODCK_H1011 0x0000000b /* - " - */
  276. #define HRCW_MODCK_H1100 0x0000000c /* - " - */
  277. #define HRCW_MODCK_H1101 0x0000000d /* - " - */
  278. #define HRCW_MODCK_H1110 0x0000000e /* - " - */
  279. #define HRCW_MODCK_H1111 0x0000000f /* - " - */
  280. /*-----------------------------------------------------------------------
  281. * SCCR - System Clock Control Register 9-8
  282. */
  283. #define SCCR_PCI_MODE 0x00000100 /* PCI Mode */
  284. #define SCCR_PCI_MODCK 0x00000080 /* Value of PCI_MODCK pin */
  285. #define SCCR_PCIDF_MSK 0x00000078 /* PCI division factor */
  286. #define SCCR_PCIDF_SHIFT 3
  287. #define SCCR_CLPD 0x00000004 /* CPM Low Power Disable */
  288. #define SCCR_DFBRG_MSK 0x00000003 /* Division factor of BRGCLK Mask */
  289. #define SCCR_DFBRG_SHIFT 0
  290. #define SCCR_DFBRG00 0x00000000 /* BRGCLK division by 4 */
  291. #define SCCR_DFBRG01 0x00000001 /* BRGCLK division by 16 (normal op.)*/
  292. #define SCCR_DFBRG10 0x00000002 /* BRGCLK division by 64 */
  293. #define SCCR_DFBRG11 0x00000003 /* BRGCLK division by 128 */
  294. /*-----------------------------------------------------------------------
  295. * SCMR - System Clock Mode Register 9-9
  296. */
  297. #define SCMR_CORECNF_MSK 0x1f000000 /* Core Configuration Mask */
  298. #define SCMR_CORECNF_SHIFT 24
  299. #define SCMR_BUSDF_MSK 0x00f00000 /* 60x Bus Division Factor Mask */
  300. #define SCMR_BUSDF_SHIFT 20
  301. #define SCMR_CPMDF_MSK 0x000f0000 /* CPM Division Factor Mask */
  302. #define SCMR_CPMDF_SHIFT 16
  303. #define SCMR_PLLDF 0x00001000 /* PLL Pre-divider Value */
  304. #define SCMR_PLLMF_MSK 0x00000fff /* PLL Multiplication Factor Mask*/
  305. #define SCMR_PLLMF_MSKH7 0x0000000f /* for HiP7 processors */
  306. #define SCMR_PLLMF_SHIFT 0
  307. /*-----------------------------------------------------------------------
  308. * MxMR - Machine A/B/C Mode Registers 10-13
  309. */
  310. #define MxMR_BSEL 0x80000000 /* Bus Select */
  311. #define MxMR_RFEN 0x40000000 /* Refresh Enable */
  312. #define MxMR_OP_MSK 0x30000000 /* Command Opcode Mask */
  313. #define MxMR_AMx_MSK 0x07000000 /* Addess Multiplex Size Mask */
  314. #define MxMR_DSx_MSK 0x00c00000 /* Disable Timer Period Mask */
  315. #define MxMR_G0CLx_MSK 0x00380000 /* General Line 0 Control Mask */
  316. #define MxMR_GPL_x4DIS 0x00040000 /* GPL_A4 Ouput Line Disable */
  317. #define MxMR_RLFx_MSK 0x0003c000 /* Read Loop Field Mask */
  318. #define MxMR_WLFx_MSK 0x00003c00 /* Write Loop Field Mask */
  319. #define MxMR_TLFx_MSK 0x000003c0 /* Refresh Loop Field Mask */
  320. #define MxMR_MAD_MSK 0x0000003f /* Machine Address Mask */
  321. #define MxMR_OP_NORM 0x00000000 /* Normal Operation */
  322. #define MxMR_OP_WARR 0x10000000 /* Write to Array */
  323. #define MxMR_OP_RARR 0x20000000 /* Read from Array */
  324. #define MxMR_OP_RUNP 0x30000000 /* Run Pattern */
  325. #define MxMR_AMx_TYPE_0 0x00000000 /* Addess Multiplexing Type 0 */
  326. #define MxMR_AMx_TYPE_1 0x01000000 /* Addess Multiplexing Type 1 */
  327. #define MxMR_AMx_TYPE_2 0x02000000 /* Addess Multiplexing Type 2 */
  328. #define MxMR_AMx_TYPE_3 0x03000000 /* Addess Multiplexing Type 3 */
  329. #define MxMR_AMx_TYPE_4 0x04000000 /* Addess Multiplexing Type 4 */
  330. #define MxMR_AMx_TYPE_5 0x05000000 /* Addess Multiplexing Type 5 */
  331. #define MxMR_DSx_1_CYCL 0x00000000 /* 1 cycle Disable Period */
  332. #define MxMR_DSx_2_CYCL 0x00400000 /* 2 cycle Disable Period */
  333. #define MxMR_DSx_3_CYCL 0x00800000 /* 3 cycle Disable Period */
  334. #define MxMR_DSx_4_CYCL 0x00c00000 /* 4 cycle Disable Period */
  335. #define MxMR_G0CLx_A12 0x00000000 /* General Line 0 : A12 */
  336. #define MxMR_G0CLx_A11 0x00080000 /* General Line 0 : A11 */
  337. #define MxMR_G0CLx_A10 0x00100000 /* General Line 0 : A10 */
  338. #define MxMR_G0CLx_A9 0x00180000 /* General Line 0 : A9 */
  339. #define MxMR_G0CLx_A8 0x00200000 /* General Line 0 : A8 */
  340. #define MxMR_G0CLx_A7 0x00280000 /* General Line 0 : A7 */
  341. #define MxMR_G0CLx_A6 0x00300000 /* General Line 0 : A6 */
  342. #define MxMR_G0CLx_A5 0x00380000 /* General Line 0 : A5 */
  343. #define MxMR_RLFx_1X 0x00004000 /* Read Loop is executed 1 time */
  344. #define MxMR_RLFx_2X 0x00008000 /* Read Loop is executed 2 times*/
  345. #define MxMR_RLFx_3X 0x0000c000 /* Read Loop is executed 3 times*/
  346. #define MxMR_RLFx_4X 0x00010000 /* Read Loop is executed 4 times*/
  347. #define MxMR_RLFx_5X 0x00014000 /* Read Loop is executed 5 times*/
  348. #define MxMR_RLFx_6X 0x00018000 /* Read Loop is executed 6 times*/
  349. #define MxMR_RLFx_7X 0x0001c000 /* Read Loop is executed 7 times*/
  350. #define MxMR_RLFx_8X 0x00020000 /* Read Loop is executed 8 times*/
  351. #define MxMR_RLFx_9X 0x00024000 /* Read Loop is executed 9 times*/
  352. #define MxMR_RLFx_10X 0x00028000 /* Read Loop is executed 10 times*/
  353. #define MxMR_RLFx_11X 0x0002c000 /* Read Loop is executed 11 times*/
  354. #define MxMR_RLFx_12X 0x00030000 /* Read Loop is executed 12 times*/
  355. #define MxMR_RLFx_13X 0x00034000 /* Read Loop is executed 13 times*/
  356. #define MxMR_RLFx_14X 0x00038000 /* Read Loop is executed 14 times*/
  357. #define MxMR_RLFx_15X 0x0003c000 /* Read Loop is executed 15 times*/
  358. #define MxMR_RLFx_16X 0x00000000 /* Read Loop is executed 16 times*/
  359. #define MxMR_WLFx_1X 0x00000400 /* Write Loop is executed 1 time*/
  360. #define MxMR_WLFx_2X 0x00000800 /* Write Loop is executed 2 times*/
  361. #define MxMR_WLFx_3X 0x00000c00 /* Write Loop is executed 3 times*/
  362. #define MxMR_WLFx_4X 0x00001000 /* Write Loop is executed 4 times*/
  363. #define MxMR_WLFx_5X 0x00001400 /* Write Loop is executed 5 times*/
  364. #define MxMR_WLFx_6X 0x00001800 /* Write Loop is executed 6 times*/
  365. #define MxMR_WLFx_7X 0x00001c00 /* Write Loop is executed 7 times*/
  366. #define MxMR_WLFx_8X 0x00002000 /* Write Loop is executed 8 times*/
  367. #define MxMR_WLFx_9X 0x00002400 /* Write Loop is executed 9 times*/
  368. #define MxMR_WLFx_10X 0x00002800 /* Write Loop is executed 10 times*/
  369. #define MxMR_WLFx_11X 0x00002c00 /* Write Loop is executed 11 times*/
  370. #define MxMR_WLFx_12X 0x00003000 /* Write Loop is executed 12 times*/
  371. #define MxMR_WLFx_13X 0x00003400 /* Write Loop is executed 13 times*/
  372. #define MxMR_WLFx_14X 0x00003800 /* Write Loop is executed 14 times*/
  373. #define MxMR_WLFx_15X 0x00003c00 /* Write Loop is executed 15 times*/
  374. #define MxMR_WLFx_16X 0x00000000 /* Write Loop is executed 16 times*/
  375. #define MxMR_TLFx_1X 0x00000040 /* Timer Loop is executed 1 time*/
  376. #define MxMR_TLFx_2X 0x00000080 /* Timer Loop is executed 2 times*/
  377. #define MxMR_TLFx_3X 0x000000c0 /* Timer Loop is executed 3 times*/
  378. #define MxMR_TLFx_4X 0x00000100 /* Timer Loop is executed 4 times*/
  379. #define MxMR_TLFx_5X 0x00000140 /* Timer Loop is executed 5 times*/
  380. #define MxMR_TLFx_6X 0x00000180 /* Timer Loop is executed 6 times*/
  381. #define MxMR_TLFx_7X 0x000001c0 /* Timer Loop is executed 7 times*/
  382. #define MxMR_TLFx_8X 0x00000200 /* Timer Loop is executed 8 times*/
  383. #define MxMR_TLFx_9X 0x00000240 /* Timer Loop is executed 9 times*/
  384. #define MxMR_TLFx_10X 0x00000280 /* Timer Loop is executed 10 times*/
  385. #define MxMR_TLFx_11X 0x000002c0 /* Timer Loop is executed 11 times*/
  386. #define MxMR_TLFx_12X 0x00000300 /* Timer Loop is executed 12 times*/
  387. #define MxMR_TLFx_13X 0x00000340 /* Timer Loop is executed 13 times*/
  388. #define MxMR_TLFx_14X 0x00000380 /* Timer Loop is executed 14 times*/
  389. #define MxMR_TLFx_15X 0x000003c0 /* Timer Loop is executed 15 times*/
  390. #define MxMR_TLFx_16X 0x00000000 /* Timer Loop is executed 16 times*/
  391. /*-----------------------------------------------------------------------
  392. * BRx - Memory Controller: Base Register 10-14
  393. */
  394. #define BRx_BA_MSK 0xffff8000 /* Base Address Mask */
  395. #define BRx_PS_MSK 0x00001800 /* Port Size Mask */
  396. #define BRx_DECC_MSK 0x00000600 /* Data Error Correct+Check Mask*/
  397. #define BRx_WP 0x00000100 /* Write Protect */
  398. #define BRx_MS_MSK 0x000000e0 /* Machine Select Mask */
  399. #define BRx_EMEMC 0x00000010 /* External MEMC Enable */
  400. #define BRx_ATOM_MSK 0x0000000c /* Atomic Operation Mask */
  401. #define BRx_DR 0x00000002 /* Data Pipelining */
  402. #define BRx_V 0x00000001 /* Bank Valid */
  403. #define BRx_PS_64 0x00000000 /* 64 bit port size (60x bus only)*/
  404. #define BRx_PS_8 0x00000800 /* 8 bit port size */
  405. #define BRx_PS_16 0x00001000 /* 16 bit port size */
  406. #define BRx_PS_32 0x00001800 /* 32 bit port size */
  407. #define BRx_DECC_NONE 0x00000000 /* Data Errors Checking Disabled*/
  408. #define BRx_DECC_NORMAL 0x00000200 /* Normal Parity Checking */
  409. #define BRx_DECC_RMWPC 0x00000400 /* Read-Modify-Write Parity Checking*/
  410. #define BRx_DECC_ECC 0x00000600 /* ECC Correction and Checking */
  411. #define BRx_MS_GPCM_P 0x00000000 /* G.P.C.M. 60x Bus Machine Select*/
  412. #define BRx_MS_GPCM_L 0x00000020 /* G.P.C.M. Local Bus Machine Select*/
  413. #define BRx_MS_SDRAM_P 0x00000040 /* SDRAM 60x Bus Machine Select */
  414. #define BRx_MS_SDRAM_L 0x00000060 /* SDRAM Local Bus Machine Select*/
  415. #define BRx_MS_UPMA 0x00000080 /* U.P.M.A Machine Select */
  416. #define BRx_MS_UPMB 0x000000a0 /* U.P.M.B Machine Select */
  417. #define BRx_MS_UPMC 0x000000c0 /* U.P.M.C Machine Select */
  418. #define BRx_ATOM_RAWA 0x00000004 /* Read-After-Write-Atomic */
  419. #define BRx_ATOM_WARA 0x00000008 /* Write-After-Read-Atomic */
  420. /*-----------------------------------------------------------------------
  421. * ORx - Memory Controller: Option Register - SDRAM Mode 10-16
  422. */
  423. #define ORxS_SDAM_MSK 0xfff00000 /* SDRAM Address Mask Mask */
  424. #define ORxS_LSDAM_MSK 0x000f8000 /* Lower SDRAM Address Mask Mask*/
  425. #define ORxS_BPD_MSK 0x00006000 /* Banks Per Device Mask */
  426. #define ORxS_ROWST_MSK 0x00001e00 /* Row Start Address Bit Mask */
  427. #define ORxS_NUMR_MSK 0x000001c0 /* Number of Row Addr Lines Mask*/
  428. #define ORxS_PMSEL 0x00000020 /* Page Mode Select */
  429. #define ORxS_IBID 0x00000010 /* Internal Bank Interleaving Disable*/
  430. #define ORxS_BPD_2 0x00000000 /* 2 Banks Per Device */
  431. #define ORxS_BPD_4 0x00002000 /* 4 Banks Per Device */
  432. #define ORxS_BPD_8 0x00004000 /* 8 Banks Per Device */
  433. /* ROWST values for xSDMR[PBI] = 0 */
  434. #define ORxS_ROWST_PBI0_A7 0x00000400 /* Row Start Address Bit is A7 */
  435. #define ORxS_ROWST_PBI0_A8 0x00000800 /* Row Start Address Bit is A8 */
  436. #define ORxS_ROWST_PBI0_A9 0x00000c00 /* Row Start Address Bit is A9 */
  437. #define ORxS_ROWST_PBI0_A10 0x00001000 /* Row Start Address Bit is A10 */
  438. #define ORxS_ROWST_PBI0_A11 0x00001400 /* Row Start Address Bit is A11 */
  439. #define ORxS_ROWST_PBI0_A12 0x00001800 /* Row Start Address Bit is A12 */
  440. #define ORxS_ROWST_PBI0_A13 0x00001c00 /* Row Start Address Bit is A13 */
  441. /* ROWST values for xSDMR[PBI] = 1 */
  442. #define ORxS_ROWST_PBI1_A0 0x00000000 /* Row Start Address Bit is A0 */
  443. #define ORxS_ROWST_PBI1_A1 0x00000200 /* Row Start Address Bit is A1 */
  444. #define ORxS_ROWST_PBI1_A2 0x00000400 /* Row Start Address Bit is A2 */
  445. #define ORxS_ROWST_PBI1_A3 0x00000600 /* Row Start Address Bit is A3 */
  446. #define ORxS_ROWST_PBI1_A4 0x00000800 /* Row Start Address Bit is A4 */
  447. #define ORxS_ROWST_PBI1_A5 0x00000a00 /* Row Start Address Bit is A5 */
  448. #define ORxS_ROWST_PBI1_A6 0x00000c00 /* Row Start Address Bit is A6 */
  449. #define ORxS_ROWST_PBI1_A7 0x00000e00 /* Row Start Address Bit is A7 */
  450. #define ORxS_ROWST_PBI1_A8 0x00001000 /* Row Start Address Bit is A8 */
  451. #define ORxS_ROWST_PBI1_A9 0x00001200 /* Row Start Address Bit is A9 */
  452. #define ORxS_ROWST_PBI1_A10 0x00001400 /* Row Start Address Bit is A10 */
  453. #define ORxS_ROWST_PBI1_A11 0x00001600 /* Row Start Address Bit is A11 */
  454. #define ORxS_ROWST_PBI1_A12 0x00001800 /* Row Start Address Bit is A12 */
  455. #define ORxS_NUMR_9 0x00000000 /* 9 Row Address Lines */
  456. #define ORxS_NUMR_10 0x00000040 /* 10 Row Address Lines */
  457. #define ORxS_NUMR_11 0x00000080 /* 11 Row Address Lines */
  458. #define ORxS_NUMR_12 0x000000c0 /* 12 Row Address Lines */
  459. #define ORxS_NUMR_13 0x00000100 /* 13 Row Address Lines */
  460. #define ORxS_NUMR_14 0x00000140 /* 14 Row Address Lines */
  461. #define ORxS_NUMR_15 0x00000180 /* 15 Row Address Lines */
  462. #define ORxS_NUMR_16 0x000001c0 /* 16 Row Address Lines */
  463. /* helper to determine the AM for a given size (SDRAM mode) */
  464. #define ORxS_SIZE_TO_AM(s) ((~((s) - 1)) & 0xffff8000) /* must be pow of 2 */
  465. /*-----------------------------------------------------------------------
  466. * ORx - Memory Controller: Option Register - GPCM Mode 10-18
  467. */
  468. #define ORxG_AM_MSK 0xffff8000 /* Address Mask Mask */
  469. #define ORxG_BCTLD 0x00001000 /* Data Buffer Control Disable */
  470. #define ORxG_CSNT 0x00000800 /* Chip Select Negation Time */
  471. #define ORxG_ACS_MSK 0x00000600 /* Address to Chip Select Setup mask*/
  472. #define ORxG_SCY_MSK 0x000000f0 /* Cycle Lenght in Clocks */
  473. #define ORxG_SETA 0x00000008 /* External Access Termination */
  474. #define ORxG_TRLX 0x00000004 /* Timing Relaxed */
  475. #define ORxG_EHTR 0x00000002 /* Extended Hold Time on Read */
  476. #define ORxG_ACS_DIV1 0x00000000 /* CS is output at the same time*/
  477. #define ORxG_ACS_DIV4 0x00000400 /* CS is output 1/4 a clock later*/
  478. #define ORxG_ACS_DIV2 0x00000600 /* CS is output 1/2 a clock later*/
  479. #define ORxG_SCY_0_CLK 0x00000000 /* 0 clock cycles wait states */
  480. #define ORxG_SCY_1_CLK 0x00000010 /* 1 clock cycles wait states */
  481. #define ORxG_SCY_2_CLK 0x00000020 /* 2 clock cycles wait states */
  482. #define ORxG_SCY_3_CLK 0x00000030 /* 3 clock cycles wait states */
  483. #define ORxG_SCY_4_CLK 0x00000040 /* 4 clock cycles wait states */
  484. #define ORxG_SCY_5_CLK 0x00000050 /* 5 clock cycles wait states */
  485. #define ORxG_SCY_6_CLK 0x00000060 /* 6 clock cycles wait states */
  486. #define ORxG_SCY_7_CLK 0x00000070 /* 7 clock cycles wait states */
  487. #define ORxG_SCY_8_CLK 0x00000080 /* 8 clock cycles wait states */
  488. #define ORxG_SCY_9_CLK 0x00000090 /* 9 clock cycles wait states */
  489. #define ORxG_SCY_10_CLK 0x000000a0 /* 10 clock cycles wait states */
  490. #define ORxG_SCY_11_CLK 0x000000b0 /* 11 clock cycles wait states */
  491. #define ORxG_SCY_12_CLK 0x000000c0 /* 12 clock cycles wait states */
  492. #define ORxG_SCY_13_CLK 0x000000d0 /* 13 clock cycles wait states */
  493. #define ORxG_SCY_14_CLK 0x000000e0 /* 14 clock cycles wait states */
  494. #define ORxG_SCY_15_CLK 0x000000f0 /* 15 clock cycles wait states */
  495. /*-----------------------------------------------------------------------
  496. * ORx - Memory Controller: Option Register - UPM Mode 10-20
  497. */
  498. #define ORxU_AM_MSK 0xffff8000 /* Address Mask Mask */
  499. #define ORxU_BCTLD 0x00001000 /* Data Buffer Control Disable */
  500. #define ORxU_BI 0x00000100 /* Burst Inhibit */
  501. #define ORxU_EHTR_MSK 0x00000006 /* Extended Hold Time on Read Mask*/
  502. #define ORxU_EHTR_NORM 0x00000000 /* Normal Timing */
  503. #define ORxU_EHTR_1IDLE 0x00000002 /* One Idle Clock Cycle Inserted*/
  504. #define ORxU_EHTR_4IDLE 0x00000004 /* Four Idle Clock Cycles Inserted*/
  505. #define ORxU_EHTR_8IDLE 0x00000006 /* Eight Idle Clock Cycles Inserted*/
  506. /* helpers to convert values into an OR address mask (GPCM mode) */
  507. #define P2SZ_TO_AM(s) ((~((s) - 1)) & 0xffff8000) /* must be pow of 2 */
  508. #define MEG_TO_AM(m) P2SZ_TO_AM((m) << 20)
  509. /*-----------------------------------------------------------------------
  510. * PSDMR - 60x SDRAM Mode Register 10-21
  511. */
  512. #define PSDMR_PBI 0x80000000 /* Page-based Interleaving */
  513. #define PSDMR_RFEN 0x40000000 /* Refresh Enable */
  514. #define PSDMR_OP_MSK 0x38000000 /* SDRAM Operation Mask */
  515. #define PSDMR_SDAM_MSK 0x07000000 /* SDRAM Address Multiplex Mask */
  516. #define PSDMR_BSMA_MSK 0x00e00000 /* Bank Select Muxd Addr Line Mask*/
  517. #define PSDMR_SDA10_MSK 0x001c0000 /* A10 Control Mask */
  518. #define PSDMR_RFRC_MSK 0x00038000 /* Refresh Recovery Mask */
  519. #define PSDMR_PRETOACT_MSK 0x00007000 /* Precharge to Activate Intvl Mask*/
  520. #define PSDMR_ACTTORW_MSK 0x00000e00 /* Activate to Read/Write Intvl Mask*/
  521. #define PSDMR_BL 0x00000100 /* Burst Length */
  522. #define PSDMR_LDOTOPRE_MSK 0x000000c0 /* Last Data Out to Precharge Mask*/
  523. #define PSDMR_WRC_MSK 0x00000030 /* Write Recovery Time Mask */
  524. #define PSDMR_EAMUX 0x00000008 /* External Address Multiplexing*/
  525. #define PSDMR_BUFCMD 0x00000004 /* SDRAM ctl lines asrtd for 2 cycles*/
  526. #define PSDMR_CL_MSK 0x00000003 /* CAS Latency Mask */
  527. #define PSDMR_OP_NORM 0x00000000 /* Normal Operation */
  528. #define PSDMR_OP_CBRR 0x08000000 /* CBR Refresh */
  529. #define PSDMR_OP_SELFR 0x10000000 /* Self Refresh */
  530. #define PSDMR_OP_MRW 0x18000000 /* Mode Register Write */
  531. #define PSDMR_OP_PREB 0x20000000 /* Precharge Bank */
  532. #define PSDMR_OP_PREA 0x28000000 /* Precharge All Banks */
  533. #define PSDMR_OP_ACTB 0x30000000 /* Activate Bank */
  534. #define PSDMR_OP_RW 0x38000000 /* Read/Write */
  535. #define PSDMR_SDAM_A13_IS_A5 0x00000000 /* SDRAM Address Multiplex A13 is A5 */
  536. #define PSDMR_SDAM_A14_IS_A5 0x01000000 /* SDRAM Address Multiplex A14 is A5 */
  537. #define PSDMR_SDAM_A15_IS_A5 0x02000000 /* SDRAM Address Multiplex A15 is A5 */
  538. #define PSDMR_SDAM_A16_IS_A5 0x03000000 /* SDRAM Address Multiplex A16 is A5 */
  539. #define PSDMR_SDAM_A17_IS_A5 0x04000000 /* SDRAM Address Multiplex A17 is A5 */
  540. #define PSDMR_SDAM_A18_IS_A5 0x05000000 /* SDRAM Address Multiplex A18 is A5 */
  541. #define PSDMR_BSMA_A12_A14 0x00000000 /* A12 - A14 */
  542. #define PSDMR_BSMA_A13_A15 0x00200000 /* A13 - A15 */
  543. #define PSDMR_BSMA_A14_A16 0x00400000 /* A14 - A16 */
  544. #define PSDMR_BSMA_A15_A17 0x00600000 /* A15 - A17 */
  545. #define PSDMR_BSMA_A16_A18 0x00800000 /* A16 - A18 */
  546. #define PSDMR_BSMA_A17_A19 0x00a00000 /* A17 - A19 */
  547. #define PSDMR_BSMA_A18_A20 0x00c00000 /* A18 - A20 */
  548. #define PSDMR_BSMA_A19_A21 0x00e00000 /* A19 - A21 */
  549. /* SDA10 values for xSDMR[PBI] = 0 */
  550. #define PSDMR_SDA10_PBI0_A12 0x00000000 /* "A10" Control is A12 */
  551. #define PSDMR_SDA10_PBI0_A11 0x00040000 /* "A10" Control is A11 */
  552. #define PSDMR_SDA10_PBI0_A10 0x00080000 /* "A10" Control is A10 */
  553. #define PSDMR_SDA10_PBI0_A9 0x000c0000 /* "A10" Control is A9 */
  554. #define PSDMR_SDA10_PBI0_A8 0x00100000 /* "A10" Control is A8 */
  555. #define PSDMR_SDA10_PBI0_A7 0x00140000 /* "A10" Control is A7 */
  556. #define PSDMR_SDA10_PBI0_A6 0x00180000 /* "A10" Control is A6 */
  557. #define PSDMR_SDA10_PBI0_A5 0x001c0000 /* "A10" Control is A5 */
  558. /* SDA10 values for xSDMR[PBI] = 1 */
  559. #define PSDMR_SDA10_PBI1_A10 0x00000000 /* "A10" Control is A10 */
  560. #define PSDMR_SDA10_PBI1_A9 0x00040000 /* "A10" Control is A9 */
  561. #define PSDMR_SDA10_PBI1_A8 0x00080000 /* "A10" Control is A8 */
  562. #define PSDMR_SDA10_PBI1_A7 0x000c0000 /* "A10" Control is A7 */
  563. #define PSDMR_SDA10_PBI1_A6 0x00100000 /* "A10" Control is A6 */
  564. #define PSDMR_SDA10_PBI1_A5 0x00140000 /* "A10" Control is A5 */
  565. #define PSDMR_SDA10_PBI1_A4 0x00180000 /* "A10" Control is A4 */
  566. #define PSDMR_SDA10_PBI1_A3 0x001c0000 /* "A10" Control is A3 */
  567. #define PSDMR_RFRC_3_CLK 0x00008000 /* 3 Clocks */
  568. #define PSDMR_RFRC_4_CLK 0x00010000 /* 4 Clocks */
  569. #define PSDMR_RFRC_5_CLK 0x00018000 /* 5 Clocks */
  570. #define PSDMR_RFRC_6_CLK 0x00020000 /* 6 Clocks */
  571. #define PSDMR_RFRC_7_CLK 0x00028000 /* 7 Clocks */
  572. #define PSDMR_RFRC_8_CLK 0x00030000 /* 8 Clocks */
  573. #define PSDMR_RFRC_16_CLK 0x00038000 /* 16 Clocks */
  574. #define PSDMR_PRETOACT_8W 0x00000000 /* 8 Clock-cycle Wait States */
  575. #define PSDMR_PRETOACT_1W 0x00001000 /* 1 Clock-cycle Wait States */
  576. #define PSDMR_PRETOACT_2W 0x00002000 /* 2 Clock-cycle Wait States */
  577. #define PSDMR_PRETOACT_3W 0x00003000 /* 3 Clock-cycle Wait States */
  578. #define PSDMR_PRETOACT_4W 0x00004000 /* 4 Clock-cycle Wait States */
  579. #define PSDMR_PRETOACT_5W 0x00005000 /* 5 Clock-cycle Wait States */
  580. #define PSDMR_PRETOACT_6W 0x00006000 /* 6 Clock-cycle Wait States */
  581. #define PSDMR_PRETOACT_7W 0x00007000 /* 7 Clock-cycle Wait States */
  582. #define PSDMR_ACTTORW_8W 0x00000000 /* 8 Clock-cycle Wait States */
  583. #define PSDMR_ACTTORW_1W 0x00000200 /* 1 Clock-cycle Wait States */
  584. #define PSDMR_ACTTORW_2W 0x00000400 /* 2 Clock-cycle Wait States */
  585. #define PSDMR_ACTTORW_3W 0x00000600 /* 3 Clock-cycle Wait States */
  586. #define PSDMR_ACTTORW_4W 0x00000800 /* 4 Clock-cycle Wait States */
  587. #define PSDMR_ACTTORW_5W 0x00000a00 /* 5 Clock-cycle Wait States */
  588. #define PSDMR_ACTTORW_6W 0x00000c00 /* 6 Clock-cycle Wait States */
  589. #define PSDMR_ACTTORW_7W 0x00000e00 /* 7 Clock-cycle Wait States */
  590. #define PSDMR_LDOTOPRE_0C 0x00000000 /* 0 Clock Cycles */
  591. #define PSDMR_LDOTOPRE_1C 0x00000040 /* 1 Clock Cycles */
  592. #define PSDMR_LDOTOPRE_2C 0x00000080 /* 2 Clock Cycles */
  593. #define PSDMR_WRC_4C 0x00000000 /* 4 Clock Cycles */
  594. #define PSDMR_WRC_1C 0x00000010 /* 1 Clock Cycles */
  595. #define PSDMR_WRC_2C 0x00000020 /* 2 Clock Cycles */
  596. #define PSDMR_WRC_3C 0x00000030 /* 3 Clock Cycles */
  597. #define PSDMR_CL_1 0x00000001 /* CAS Latency = 1 */
  598. #define PSDMR_CL_2 0x00000002 /* CAS Latency = 2 */
  599. #define PSDMR_CL_3 0x00000003 /* CAS Latency = 3 */
  600. /*-----------------------------------------------------------------------
  601. * LSDMR - Local Bus SDRAM Mode Register 10-24
  602. */
  603. /*
  604. * No definitions here - the LSDMR has the same fields as the PSDMR.
  605. */
  606. /*-----------------------------------------------------------------------
  607. * MPTPR - Memory Refresh Timer Prescaler Register 10-32
  608. * See User's Manual Errata for the changed definition (matches the
  609. * 8xx now). The wrong prescaler definition causes excessive refreshes
  610. * (typically "divide by 2" when "divide by 32" is intended) which will
  611. * cause unnecessary memory subsystem slowdown.
  612. */
  613. #define MPTPR_PTP_MSK 0xff00 /* Periodic Timers Prescaler Mask */
  614. #define MPTPR_PTP_DIV2 0x2000 /* BRGCLK divided by 2 */
  615. #define MPTPR_PTP_DIV4 0x1000 /* BRGCLK divided by 4 */
  616. #define MPTPR_PTP_DIV8 0x0800 /* BRGCLK divided by 8 */
  617. #define MPTPR_PTP_DIV16 0x0400 /* BRGCLK divided by 16 */
  618. #define MPTPR_PTP_DIV32 0x0200 /* BRGCLK divided by 32 */
  619. #define MPTPR_PTP_DIV64 0x0100 /* BRGCLK divided by 64 */
  620. /*-----------------------------------------------------------------------
  621. * TGCR1/TGCR2 - Timer Global Configuration Registers 17-4
  622. */
  623. #define TGCR1_CAS2 0x80 /* Cascade Timer 1 and 2 */
  624. #define TGCR1_STP2 0x20 /* Stop timer 2 */
  625. #define TGCR1_RST2 0x10 /* Reset timer 2 */
  626. #define TGCR1_GM1 0x08 /* Gate Mode for Pin 1 */
  627. #define TGCR1_STP1 0x02 /* Stop timer 1 */
  628. #define TGCR1_RST1 0x01 /* Reset timer 1 */
  629. #define TGCR2_CAS4 0x80 /* Cascade Timer 3 and 4 */
  630. #define TGCR2_STP4 0x20 /* Stop timer 4 */
  631. #define TGCR2_RST4 0x10 /* Reset timer 4 */
  632. #define TGCR2_GM2 0x08 /* Gate Mode for Pin 2 */
  633. #define TGCR2_STP3 0x02 /* Stop timer 3 */
  634. #define TGCR2_RST3 0x01 /* Reset timer 3 */
  635. /*-----------------------------------------------------------------------
  636. * TMR1-TMR4 - Timer Mode Registers 17-6
  637. */
  638. #define TMRx_PS_MSK 0xff00 /* Prescaler Value */
  639. #define TMRx_CE_MSK 0x00c0 /* Capture Edge and Enable Interrupt*/
  640. #define TMRx_OM 0x0020 /* Output Mode */
  641. #define TMRx_ORI 0x0010 /* Output Reference Interrupt Enable*/
  642. #define TMRx_FRR 0x0008 /* Free Run/Restart */
  643. #define TMRx_ICLK_MSK 0x0006 /* Timer Input Clock Source mask */
  644. #define TMRx_GE 0x0001 /* Gate Enable */
  645. #define TMRx_CE_INTR_DIS 0x0000 /* Disable Interrupt on capture event*/
  646. #define TMRx_CE_RISING 0x0040 /* Capture on Rising TINx edge only */
  647. #define TMRx_CE_FALLING 0x0080 /* Capture on Falling TINx edge only */
  648. #define TMRx_CE_ANY 0x00c0 /* Capture on any TINx edge */
  649. #define TMRx_ICLK_IN_CAS 0x0000 /* Internally cascaded input */
  650. #define TMRx_ICLK_IN_GEN 0x0002 /* Internal General system clock*/
  651. #define TMRx_ICLK_IN_GEN_DIV16 0x0004 /* Internal General system clk div 16*/
  652. #define TMRx_ICLK_TIN_PIN 0x0006 /* TINx pin */
  653. /*-----------------------------------------------------------------------
  654. * CMXFCR - CMX FCC Clock Route Register 15-12
  655. */
  656. #define CMXFCR_FC1 0x40000000 /* FCC1 connection */
  657. #define CMXFCR_RF1CS_MSK 0x38000000 /* Receive FCC1 Clock Source Mask */
  658. #define CMXFCR_TF1CS_MSK 0x07000000 /* Transmit FCC1 Clock Source Mask */
  659. #define CMXFCR_FC2 0x00400000 /* FCC2 connection */
  660. #define CMXFCR_RF2CS_MSK 0x00380000 /* Receive FCC2 Clock Source Mask */
  661. #define CMXFCR_TF2CS_MSK 0x00070000 /* Transmit FCC2 Clock Source Mask */
  662. #define CMXFCR_FC3 0x00004000 /* FCC3 connection */
  663. #define CMXFCR_RF3CS_MSK 0x00003800 /* Receive FCC3 Clock Source Mask */
  664. #define CMXFCR_TF3CS_MSK 0x00000700 /* Transmit FCC3 Clock Source Mask */
  665. #define CMXFCR_RF1CS_BRG5 0x00000000 /* Receive FCC1 Clock Source is BRG5 */
  666. #define CMXFCR_RF1CS_BRG6 0x08000000 /* Receive FCC1 Clock Source is BRG6 */
  667. #define CMXFCR_RF1CS_BRG7 0x10000000 /* Receive FCC1 Clock Source is BRG7 */
  668. #define CMXFCR_RF1CS_BRG8 0x18000000 /* Receive FCC1 Clock Source is BRG8 */
  669. #define CMXFCR_RF1CS_CLK9 0x20000000 /* Receive FCC1 Clock Source is CLK9 */
  670. #define CMXFCR_RF1CS_CLK10 0x28000000 /* Receive FCC1 Clock Source is CLK10 */
  671. #define CMXFCR_RF1CS_CLK11 0x30000000 /* Receive FCC1 Clock Source is CLK11 */
  672. #define CMXFCR_RF1CS_CLK12 0x38000000 /* Receive FCC1 Clock Source is CLK12 */
  673. #define CMXFCR_TF1CS_BRG5 0x00000000 /* Transmit FCC1 Clock Source is BRG5 */
  674. #define CMXFCR_TF1CS_BRG6 0x01000000 /* Transmit FCC1 Clock Source is BRG6 */
  675. #define CMXFCR_TF1CS_BRG7 0x02000000 /* Transmit FCC1 Clock Source is BRG7 */
  676. #define CMXFCR_TF1CS_BRG8 0x03000000 /* Transmit FCC1 Clock Source is BRG8 */
  677. #define CMXFCR_TF1CS_CLK9 0x04000000 /* Transmit FCC1 Clock Source is CLK9 */
  678. #define CMXFCR_TF1CS_CLK10 0x05000000 /* Transmit FCC1 Clock Source is CLK10 */
  679. #define CMXFCR_TF1CS_CLK11 0x06000000 /* Transmit FCC1 Clock Source is CLK11 */
  680. #define CMXFCR_TF1CS_CLK12 0x07000000 /* Transmit FCC1 Clock Source is CLK12 */
  681. #define CMXFCR_RF2CS_BRG5 0x00000000 /* Receive FCC2 Clock Source is BRG5 */
  682. #define CMXFCR_RF2CS_BRG6 0x00080000 /* Receive FCC2 Clock Source is BRG6 */
  683. #define CMXFCR_RF2CS_BRG7 0x00100000 /* Receive FCC2 Clock Source is BRG7 */
  684. #define CMXFCR_RF2CS_BRG8 0x00180000 /* Receive FCC2 Clock Source is BRG8 */
  685. #define CMXFCR_RF2CS_CLK13 0x00200000 /* Receive FCC2 Clock Source is CLK13 */
  686. #define CMXFCR_RF2CS_CLK14 0x00280000 /* Receive FCC2 Clock Source is CLK14 */
  687. #define CMXFCR_RF2CS_CLK15 0x00300000 /* Receive FCC2 Clock Source is CLK15 */
  688. #define CMXFCR_RF2CS_CLK16 0x00380000 /* Receive FCC2 Clock Source is CLK16 */
  689. #define CMXFCR_TF2CS_BRG5 0x00000000 /* Transmit FCC2 Clock Source is BRG5 */
  690. #define CMXFCR_TF2CS_BRG6 0x00010000 /* Transmit FCC2 Clock Source is BRG6 */
  691. #define CMXFCR_TF2CS_BRG7 0x00020000 /* Transmit FCC2 Clock Source is BRG7 */
  692. #define CMXFCR_TF2CS_BRG8 0x00030000 /* Transmit FCC2 Clock Source is BRG8 */
  693. #define CMXFCR_TF2CS_CLK13 0x00040000 /* Transmit FCC2 Clock Source is CLK13 */
  694. #define CMXFCR_TF2CS_CLK14 0x00050000 /* Transmit FCC2 Clock Source is CLK14 */
  695. #define CMXFCR_TF2CS_CLK15 0x00060000 /* Transmit FCC2 Clock Source is CLK15 */
  696. #define CMXFCR_TF2CS_CLK16 0x00070000 /* Transmit FCC2 Clock Source is CLK16 */
  697. #define CMXFCR_RF3CS_BRG5 0x00000000 /* Receive FCC3 Clock Source is BRG5 */
  698. #define CMXFCR_RF3CS_BRG6 0x00000800 /* Receive FCC3 Clock Source is BRG6 */
  699. #define CMXFCR_RF3CS_BRG7 0x00001000 /* Receive FCC3 Clock Source is BRG7 */
  700. #define CMXFCR_RF3CS_BRG8 0x00001800 /* Receive FCC3 Clock Source is BRG8 */
  701. #define CMXFCR_RF3CS_CLK13 0x00002000 /* Receive FCC3 Clock Source is CLK13 */
  702. #define CMXFCR_RF3CS_CLK14 0x00002800 /* Receive FCC3 Clock Source is CLK14 */
  703. #define CMXFCR_RF3CS_CLK15 0x00003000 /* Receive FCC3 Clock Source is CLK15 */
  704. #define CMXFCR_RF3CS_CLK16 0x00003800 /* Receive FCC3 Clock Source is CLK16 */
  705. #define CMXFCR_TF3CS_BRG5 0x00000000 /* Transmit FCC3 Clock Source is BRG5 */
  706. #define CMXFCR_TF3CS_BRG6 0x00000100 /* Transmit FCC3 Clock Source is BRG6 */
  707. #define CMXFCR_TF3CS_BRG7 0x00000200 /* Transmit FCC3 Clock Source is BRG7 */
  708. #define CMXFCR_TF3CS_BRG8 0x00000300 /* Transmit FCC3 Clock Source is BRG8 */
  709. #define CMXFCR_TF3CS_CLK13 0x00000400 /* Transmit FCC3 Clock Source is CLK13 */
  710. #define CMXFCR_TF3CS_CLK14 0x00000500 /* Transmit FCC3 Clock Source is CLK14 */
  711. #define CMXFCR_TF3CS_CLK15 0x00000600 /* Transmit FCC3 Clock Source is CLK15 */
  712. #define CMXFCR_TF3CS_CLK16 0x00000700 /* Transmit FCC3 Clock Source is CLK16 */
  713. /*-----------------------------------------------------------------------
  714. * CMXSCR - CMX SCC Clock Route Register 15-14
  715. */
  716. #define CMXSCR_GR1 0x80000000 /* Grant Support of SCC1 */
  717. #define CMXSCR_SC1 0x40000000 /* SCC1 connection */
  718. #define CMXSCR_RS1CS_MSK 0x38000000 /* Receive SCC1 Clock Source Mask */
  719. #define CMXSCR_TS1CS_MSK 0x07000000 /* Transmit SCC1 Clock Source Mask */
  720. #define CMXSCR_GR2 0x00800000 /* Grant Support of SCC2 */
  721. #define CMXSCR_SC2 0x00400000 /* SCC2 connection */
  722. #define CMXSCR_RS2CS_MSK 0x00380000 /* Receive SCC2 Clock Source Mask */
  723. #define CMXSCR_TS2CS_MSK 0x00070000 /* Transmit SCC2 Clock Source Mask */
  724. #define CMXSCR_GR3 0x00008000 /* Grant Support of SCC3 */
  725. #define CMXSCR_SC3 0x00004000 /* SCC3 connection */
  726. #define CMXSCR_RS3CS_MSK 0x00003800 /* Receive SCC3 Clock Source Mask */
  727. #define CMXSCR_TS3CS_MSK 0x00000700 /* Transmit SCC3 Clock Source Mask */
  728. #define CMXSCR_GR4 0x00000080 /* Grant Support of SCC4 */
  729. #define CMXSCR_SC4 0x00000040 /* SCC4 connection */
  730. #define CMXSCR_RS4CS_MSK 0x00000038 /* Receive SCC4 Clock Source Mask */
  731. #define CMXSCR_TS4CS_MSK 0x00000007 /* Transmit SCC4 Clock Source Mask */
  732. #define CMXSCR_RS1CS_BRG1 0x00000000 /* SCC1 Rx Clock Source is BRG1 */
  733. #define CMXSCR_RS1CS_BRG2 0x08000000 /* SCC1 Rx Clock Source is BRG2 */
  734. #define CMXSCR_RS1CS_BRG3 0x10000000 /* SCC1 Rx Clock Source is BRG3 */
  735. #define CMXSCR_RS1CS_BRG4 0x18000000 /* SCC1 Rx Clock Source is BRG4 */
  736. #define CMXSCR_RS1CS_CLK11 0x20000000 /* SCC1 Rx Clock Source is CLK11 */
  737. #define CMXSCR_RS1CS_CLK12 0x28000000 /* SCC1 Rx Clock Source is CLK12 */
  738. #define CMXSCR_RS1CS_CLK3 0x30000000 /* SCC1 Rx Clock Source is CLK3 */
  739. #define CMXSCR_RS1CS_CLK4 0x38000000 /* SCC1 Rx Clock Source is CLK4 */
  740. #define CMXSCR_TS1CS_BRG1 0x00000000 /* SCC1 Tx Clock Source is BRG1 */
  741. #define CMXSCR_TS1CS_BRG2 0x01000000 /* SCC1 Tx Clock Source is BRG2 */
  742. #define CMXSCR_TS1CS_BRG3 0x02000000 /* SCC1 Tx Clock Source is BRG3 */
  743. #define CMXSCR_TS1CS_BRG4 0x03000000 /* SCC1 Tx Clock Source is BRG4 */
  744. #define CMXSCR_TS1CS_CLK11 0x04000000 /* SCC1 Tx Clock Source is CLK11 */
  745. #define CMXSCR_TS1CS_CLK12 0x05000000 /* SCC1 Tx Clock Source is CLK12 */
  746. #define CMXSCR_TS1CS_CLK3 0x06000000 /* SCC1 Tx Clock Source is CLK3 */
  747. #define CMXSCR_TS1CS_CLK4 0x07000000 /* SCC1 Tx Clock Source is CLK4 */
  748. #define CMXSCR_RS2CS_BRG1 0x00000000 /* SCC2 Rx Clock Source is BRG1 */
  749. #define CMXSCR_RS2CS_BRG2 0x00080000 /* SCC2 Rx Clock Source is BRG2 */
  750. #define CMXSCR_RS2CS_BRG3 0x00100000 /* SCC2 Rx Clock Source is BRG3 */
  751. #define CMXSCR_RS2CS_BRG4 0x00180000 /* SCC2 Rx Clock Source is BRG4 */
  752. #define CMXSCR_RS2CS_CLK11 0x00200000 /* SCC2 Rx Clock Source is CLK11 */
  753. #define CMXSCR_RS2CS_CLK12 0x00280000 /* SCC2 Rx Clock Source is CLK12 */
  754. #define CMXSCR_RS2CS_CLK3 0x00300000 /* SCC2 Rx Clock Source is CLK3 */
  755. #define CMXSCR_RS2CS_CLK4 0x00380000 /* SCC2 Rx Clock Source is CLK4 */
  756. #define CMXSCR_TS2CS_BRG1 0x00000000 /* SCC2 Tx Clock Source is BRG1 */
  757. #define CMXSCR_TS2CS_BRG2 0x00010000 /* SCC2 Tx Clock Source is BRG2 */
  758. #define CMXSCR_TS2CS_BRG3 0x00020000 /* SCC2 Tx Clock Source is BRG3 */
  759. #define CMXSCR_TS2CS_BRG4 0x00030000 /* SCC2 Tx Clock Source is BRG4 */
  760. #define CMXSCR_TS2CS_CLK11 0x00040000 /* SCC2 Tx Clock Source is CLK11 */
  761. #define CMXSCR_TS2CS_CLK12 0x00050000 /* SCC2 Tx Clock Source is CLK12 */
  762. #define CMXSCR_TS2CS_CLK3 0x00060000 /* SCC2 Tx Clock Source is CLK3 */
  763. #define CMXSCR_TS2CS_CLK4 0x00070000 /* SCC2 Tx Clock Source is CLK4 */
  764. #define CMXSCR_RS3CS_BRG1 0x00000000 /* SCC3 Rx Clock Source is BRG1 */
  765. #define CMXSCR_RS3CS_BRG2 0x00000800 /* SCC3 Rx Clock Source is BRG2 */
  766. #define CMXSCR_RS3CS_BRG3 0x00001000 /* SCC3 Rx Clock Source is BRG3 */
  767. #define CMXSCR_RS3CS_BRG4 0x00001800 /* SCC3 Rx Clock Source is BRG4 */
  768. #define CMXSCR_RS3CS_CLK5 0x00002000 /* SCC3 Rx Clock Source is CLK5 */
  769. #define CMXSCR_RS3CS_CLK6 0x00002800 /* SCC3 Rx Clock Source is CLK6 */
  770. #define CMXSCR_RS3CS_CLK7 0x00003000 /* SCC3 Rx Clock Source is CLK7 */
  771. #define CMXSCR_RS3CS_CLK8 0x00003800 /* SCC3 Rx Clock Source is CLK8 */
  772. #define CMXSCR_TS3CS_BRG1 0x00000000 /* SCC3 Tx Clock Source is BRG1 */
  773. #define CMXSCR_TS3CS_BRG2 0x00000100 /* SCC3 Tx Clock Source is BRG2 */
  774. #define CMXSCR_TS3CS_BRG3 0x00000200 /* SCC3 Tx Clock Source is BRG3 */
  775. #define CMXSCR_TS3CS_BRG4 0x00000300 /* SCC3 Tx Clock Source is BRG4 */
  776. #define CMXSCR_TS3CS_CLK5 0x00000400 /* SCC3 Tx Clock Source is CLK5 */
  777. #define CMXSCR_TS3CS_CLK6 0x00000500 /* SCC3 Tx Clock Source is CLK6 */
  778. #define CMXSCR_TS3CS_CLK7 0x00000600 /* SCC3 Tx Clock Source is CLK7 */
  779. #define CMXSCR_TS3CS_CLK8 0x00000700 /* SCC3 Tx Clock Source is CLK8 */
  780. #define CMXSCR_RS4CS_BRG1 0x00000000 /* SCC4 Rx Clock Source is BRG1 */
  781. #define CMXSCR_RS4CS_BRG2 0x00000008 /* SCC4 Rx Clock Source is BRG2 */
  782. #define CMXSCR_RS4CS_BRG3 0x00000010 /* SCC4 Rx Clock Source is BRG3 */
  783. #define CMXSCR_RS4CS_BRG4 0x00000018 /* SCC4 Rx Clock Source is BRG4 */
  784. #define CMXSCR_RS4CS_CLK5 0x00000020 /* SCC4 Rx Clock Source is CLK5 */
  785. #define CMXSCR_RS4CS_CLK6 0x00000028 /* SCC4 Rx Clock Source is CLK6 */
  786. #define CMXSCR_RS4CS_CLK7 0x00000030 /* SCC4 Rx Clock Source is CLK7 */
  787. #define CMXSCR_RS4CS_CLK8 0x00000038 /* SCC4 Rx Clock Source is CLK8 */
  788. #define CMXSCR_TS4CS_BRG1 0x00000000 /* SCC4 Tx Clock Source is BRG1 */
  789. #define CMXSCR_TS4CS_BRG2 0x00000001 /* SCC4 Tx Clock Source is BRG2 */
  790. #define CMXSCR_TS4CS_BRG3 0x00000002 /* SCC4 Tx Clock Source is BRG3 */
  791. #define CMXSCR_TS4CS_BRG4 0x00000003 /* SCC4 Tx Clock Source is BRG4 */
  792. #define CMXSCR_TS4CS_CLK5 0x00000004 /* SCC4 Tx Clock Source is CLK5 */
  793. #define CMXSCR_TS4CS_CLK6 0x00000005 /* SCC4 Tx Clock Source is CLK6 */
  794. #define CMXSCR_TS4CS_CLK7 0x00000006 /* SCC4 Tx Clock Source is CLK7 */
  795. #define CMXSCR_TS4CS_CLK8 0x00000007 /* SCC4 Tx Clock Source is CLK8 */
  796. /*-----------------------------------------------------------------------
  797. * CMXSMR - CMX SMC Clock Route Register 15-17
  798. */
  799. #define CMXSMR_SMC1 0x80 /* SMC1 Connection */
  800. #define CMXSMR_SMC1CS_MSK 0x30 /* SMC1 Clock Source */
  801. #define CMXSMR_SMC2 0x08 /* SMC2 Connection */
  802. #define CMXSMR_SMC2CS_MSK 0x03 /* SMC2 Clock Source */
  803. #define CMXSMR_SMC1CS_BRG1 0x00 /* SMC1 Tx and Rx Clocks are BRG1 */
  804. #define CMXSMR_SMC1CS_BRG7 0x10 /* SMC1 Tx and Rx Clocks are BRG7 */
  805. #define CMXSMR_SMC1CS_CLK7 0x20 /* SMC1 Tx and Rx Clocks are CLK7 */
  806. #define CMXSMR_SMC1CS_CLK9 0x30 /* SMC1 Tx and Rx Clocks are CLK9 */
  807. #define CMXSMR_SMC2CS_BRG2 0x00 /* SMC2 Tx and Rx Clocks are BRG2 */
  808. #define CMXSMR_SMC2CS_BRG8 0x01 /* SMC2 Tx and Rx Clocks are BRG8 */
  809. #define CMXSMR_SMC2CS_CLK19 0x02 /* SMC2 Tx and Rx Clocks are CLK19 */
  810. #define CMXSMR_SMC2CS_CLK20 0x03 /* SMC2 Tx and Rx Clocks are CLK20 */
  811. /*-----------------------------------------------------------------------
  812. * miscellaneous
  813. */
  814. #define UPMA 1
  815. #define UPMB 2
  816. #define UPMC 3
  817. #if !defined(__ASSEMBLY__) && defined(CONFIG_WATCHDOG)
  818. extern __inline__ void
  819. reset_8260_watchdog(volatile immap_t *immr)
  820. {
  821. immr->im_siu_conf.sc_swsr = 0x556c;
  822. immr->im_siu_conf.sc_swsr = 0xaa39;
  823. }
  824. #endif /* !__ASSEMBLY && CONFIG_WATCHDOG */
  825. #endif /* __MPC8260_H__ */