mucmc52.h 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136
  1. /*
  2. * (C) Copyright 2008-2009
  3. * Heiko Schocher, DENX Software Engineering, hs@denx.de.
  4. *
  5. * (C) Copyright 2003-2005
  6. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  7. *
  8. * See file CREDITS for list of people who contributed to this
  9. * project.
  10. *
  11. * This program is free software; you can redistribute it and/or
  12. * modify it under the terms of the GNU General Public License as
  13. * published by the Free Software Foundation; either version 2 of
  14. * the License, or (at your option) any later version.
  15. *
  16. * This program is distributed in the hope that it will be useful,
  17. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  18. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  19. * GNU General Public License for more details.
  20. *
  21. * You should have received a copy of the GNU General Public License
  22. * along with this program; if not, write to the Free Software
  23. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  24. * MA 02111-1307 USA
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /*
  29. * High Level Configuration Options
  30. * (easy to change)
  31. */
  32. #define CONFIG_MUCMC52 1 /* MUCMC52 board */
  33. #define CONFIG_HOSTNAME mucmc52
  34. #include "manroland/common.h"
  35. #include "manroland/mpc5200-common.h"
  36. #define CONFIG_LAST_STAGE_INIT
  37. /*
  38. * Serial console configuration
  39. */
  40. #define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
  41. #define CONFIG_CMD_PCI
  42. /*
  43. * Flash configuration
  44. */
  45. #define CONFIG_SYS_MAX_FLASH_SECT 67
  46. /*
  47. * Environment settings
  48. */
  49. #define CONFIG_ENV_SECT_SIZE 0x20000
  50. /*
  51. * Memory map
  52. */
  53. #define CONFIG_SYS_STATUS1_BASE 0x80600200
  54. #define CONFIG_SYS_STATUS2_BASE 0x80600300
  55. #define CONFIG_SYS_PMI_UNI_BASE 0x80800000
  56. #define CONFIG_SYS_PMI_BROAD_BASE 0x80810000
  57. /*
  58. * GPIO configuration
  59. */
  60. #define CONFIG_SYS_GPS_PORT_CONFIG 0x8D550644
  61. #define CONFIG_SYS_MEMTEST_START 0x00100000
  62. #define CONFIG_SYS_MEMTEST_END 0x00f00000
  63. #define CONFIG_SYS_LOAD_ADDR 0x100000
  64. #define CONFIG_SYS_BOOTCS_CFG 0x0004FB00
  65. /* 8Mbit SRAM @0x80100000 */
  66. #define CONFIG_SYS_CS1_SIZE 0x00100000
  67. #define CONFIG_SYS_CS1_CFG 0x00019B00
  68. /* FRAM 32Kbyte @0x80700000 */
  69. #define CONFIG_SYS_CS2_START 0x80700000
  70. #define CONFIG_SYS_CS2_SIZE 0x00008000
  71. #define CONFIG_SYS_CS2_CFG 0x00019800
  72. /* Display H1, Status Inputs, EPLD @0x80600000 */
  73. #define CONFIG_SYS_CS3_START 0x80600000
  74. #define CONFIG_SYS_CS3_SIZE 0x00100000
  75. #define CONFIG_SYS_CS3_CFG 0x00019800
  76. /* PMI Unicast 32Kbyte @0x80800000 */
  77. #define CONFIG_SYS_CS6_START CONFIG_SYS_PMI_UNI_BASE
  78. #define CONFIG_SYS_CS6_SIZE 0x00008000
  79. #define CONFIG_SYS_CS6_CFG 0xFFFFF930
  80. /* PMI Broadcast 32Kbyte @0x80810000 */
  81. #define CONFIG_SYS_CS7_START CONFIG_SYS_PMI_BROAD_BASE
  82. #define CONFIG_SYS_CS7_SIZE 0x00008000
  83. #define CONFIG_SYS_CS7_CFG 0xFF00F930
  84. /*-----------------------------------------------------------------------
  85. * IDE/ATA stuff Supports IDE harddisk
  86. *-----------------------------------------------------------------------
  87. */
  88. #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 2 drives per IDE bus */
  89. /*
  90. * PCI Mapping:
  91. * 0x40000000 - 0x4fffffff - PCI Memory
  92. * 0x50000000 - 0x50ffffff - PCI IO Space
  93. */
  94. #define CONFIG_PCI 1
  95. #define CONFIG_PCI_PNP 1
  96. #define CONFIG_PCI_SCAN_SHOW 1
  97. #define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
  98. #define CONFIG_PCI_MEM_BUS 0x40000000
  99. #define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
  100. #define CONFIG_PCI_MEM_SIZE 0x10000000
  101. #define CONFIG_PCI_IO_BUS 0x50000000
  102. #define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
  103. #define CONFIG_PCI_IO_SIZE 0x01000000
  104. #define CONFIG_SYS_ISA_IO CONFIG_PCI_IO_BUS
  105. /*---------------------------------------------------------------------*/
  106. /* Display addresses */
  107. /*---------------------------------------------------------------------*/
  108. #define CONFIG_SYS_DISP_CHR_RAM (CONFIG_SYS_DISPLAY_BASE + 0x38)
  109. #define CONFIG_SYS_DISP_CWORD (CONFIG_SYS_DISPLAY_BASE + 0x30)
  110. #endif /* __CONFIG_H */