cmd_reginfo.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
  1. /*
  2. * (C) Copyright 2000
  3. * Subodh Nijsure, SkyStream Networks, snijsure@skystream.com
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <command.h>
  25. #if defined(CONFIG_8xx)
  26. #include <mpc8xx.h>
  27. #elif defined (CONFIG_4xx)
  28. extern void ppc4xx_reginfo(void);
  29. #elif defined (CONFIG_5xx)
  30. #include <mpc5xx.h>
  31. #elif defined (CONFIG_MPC5200)
  32. #include <mpc5xxx.h>
  33. #elif defined (CONFIG_MPC86xx)
  34. extern void mpc86xx_reginfo(void);
  35. #elif defined(CONFIG_MPC85xx)
  36. extern void mpc85xx_reginfo(void);
  37. #endif
  38. int do_reginfo (cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
  39. {
  40. #if defined(CONFIG_8xx)
  41. volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
  42. volatile memctl8xx_t *memctl = &immap->im_memctl;
  43. volatile sysconf8xx_t *sysconf = &immap->im_siu_conf;
  44. volatile sit8xx_t *timers = &immap->im_sit;
  45. /* Hopefully more PowerPC knowledgable people will add code to display
  46. * other useful registers
  47. */
  48. printf ("\nSystem Configuration registers\n"
  49. "\tIMMR\t0x%08X\n", get_immr(0));
  50. printf("\tSIUMCR\t0x%08X", sysconf->sc_siumcr);
  51. printf("\tSYPCR\t0x%08X\n",sysconf->sc_sypcr);
  52. printf("\tSWT\t0x%08X", sysconf->sc_swt);
  53. printf("\tSWSR\t0x%04X\n", sysconf->sc_swsr);
  54. printf("\tSIPEND\t0x%08X\tSIMASK\t0x%08X\n",
  55. sysconf->sc_sipend, sysconf->sc_simask);
  56. printf("\tSIEL\t0x%08X\tSIVEC\t0x%08X\n",
  57. sysconf->sc_siel, sysconf->sc_sivec);
  58. printf("\tTESR\t0x%08X\tSDCR\t0x%08X\n",
  59. sysconf->sc_tesr, sysconf->sc_sdcr);
  60. printf ("Memory Controller Registers\n"
  61. "\tBR0\t0x%08X\tOR0\t0x%08X \n", memctl->memc_br0, memctl->memc_or0);
  62. printf("\tBR1\t0x%08X\tOR1\t0x%08X \n", memctl->memc_br1, memctl->memc_or1);
  63. printf("\tBR2\t0x%08X\tOR2\t0x%08X \n", memctl->memc_br2, memctl->memc_or2);
  64. printf("\tBR3\t0x%08X\tOR3\t0x%08X \n", memctl->memc_br3, memctl->memc_or3);
  65. printf("\tBR4\t0x%08X\tOR4\t0x%08X \n", memctl->memc_br4, memctl->memc_or4);
  66. printf("\tBR5\t0x%08X\tOR5\t0x%08X \n", memctl->memc_br5, memctl->memc_or5);
  67. printf("\tBR6\t0x%08X\tOR6\t0x%08X \n", memctl->memc_br6, memctl->memc_or6);
  68. printf("\tBR7\t0x%08X\tOR7\t0x%08X \n", memctl->memc_br7, memctl->memc_or7);
  69. printf ("\n"
  70. "\tmamr\t0x%08X\tmbmr\t0x%08X \n",
  71. memctl->memc_mamr, memctl->memc_mbmr );
  72. printf("\tmstat\t0x%08X\tmptpr\t0x%08X \n",
  73. memctl->memc_mstat, memctl->memc_mptpr );
  74. printf("\tmdr\t0x%08X \n", memctl->memc_mdr);
  75. printf ("\nSystem Integration Timers\n"
  76. "\tTBSCR\t0x%08X\tRTCSC\t0x%08X \n",
  77. timers->sit_tbscr, timers->sit_rtcsc);
  78. printf("\tPISCR\t0x%08X \n", timers->sit_piscr);
  79. /*
  80. * May be some CPM info here?
  81. */
  82. #elif defined (CONFIG_4xx)
  83. ppc4xx_reginfo();
  84. #elif defined(CONFIG_5xx)
  85. volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
  86. volatile memctl5xx_t *memctl = &immap->im_memctl;
  87. volatile sysconf5xx_t *sysconf = &immap->im_siu_conf;
  88. volatile sit5xx_t *timers = &immap->im_sit;
  89. volatile car5xx_t *car = &immap->im_clkrst;
  90. volatile uimb5xx_t *uimb = &immap->im_uimb;
  91. puts ("\nSystem Configuration registers\n");
  92. printf("\tIMMR\t0x%08X\tSIUMCR\t0x%08X \n", get_immr(0), sysconf->sc_siumcr);
  93. printf("\tSYPCR\t0x%08X\tSWSR\t0x%04X \n" ,sysconf->sc_sypcr, sysconf->sc_swsr);
  94. printf("\tSIPEND\t0x%08X\tSIMASK\t0x%08X \n", sysconf->sc_sipend, sysconf->sc_simask);
  95. printf("\tSIEL\t0x%08X\tSIVEC\t0x%08X \n", sysconf->sc_siel, sysconf->sc_sivec);
  96. printf("\tTESR\t0x%08X\n", sysconf->sc_tesr);
  97. puts ("\nMemory Controller Registers\n");
  98. printf("\tBR0\t0x%08X\tOR0\t0x%08X \n", memctl->memc_br0, memctl->memc_or0);
  99. printf("\tBR1\t0x%08X\tOR1\t0x%08X \n", memctl->memc_br1, memctl->memc_or1);
  100. printf("\tBR2\t0x%08X\tOR2\t0x%08X \n", memctl->memc_br2, memctl->memc_or2);
  101. printf("\tBR3\t0x%08X\tOR3\t0x%08X \n", memctl->memc_br3, memctl->memc_or3);
  102. printf("\tDMBR\t0x%08X\tDMOR\t0x%08X \n", memctl->memc_dmbr, memctl->memc_dmor );
  103. printf("\tMSTAT\t0x%08X\n", memctl->memc_mstat);
  104. puts ("\nSystem Integration Timers\n");
  105. printf("\tTBSCR\t0x%08X\tRTCSC\t0x%08X \n", timers->sit_tbscr, timers->sit_rtcsc);
  106. printf("\tPISCR\t0x%08X \n", timers->sit_piscr);
  107. puts ("\nClocks and Reset\n");
  108. printf("\tSCCR\t0x%08X\tPLPRCR\t0x%08X \n", car->car_sccr, car->car_plprcr);
  109. puts ("\nU-Bus to IMB3 Bus Interface\n");
  110. printf("\tUMCR\t0x%08X\tUIPEND\t0x%08X \n", uimb->uimb_umcr, uimb->uimb_uipend);
  111. puts ("\n\n");
  112. #elif defined(CONFIG_MPC5200)
  113. puts ("\nMPC5200 registers\n");
  114. printf ("MBAR=%08x\n", CONFIG_SYS_MBAR);
  115. puts ("Memory map registers\n");
  116. printf ("\tCS0: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  117. *(volatile ulong*)MPC5XXX_CS0_START,
  118. *(volatile ulong*)MPC5XXX_CS0_STOP,
  119. *(volatile ulong*)MPC5XXX_CS0_CFG,
  120. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00010000) ? 1 : 0);
  121. printf ("\tCS1: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  122. *(volatile ulong*)MPC5XXX_CS1_START,
  123. *(volatile ulong*)MPC5XXX_CS1_STOP,
  124. *(volatile ulong*)MPC5XXX_CS1_CFG,
  125. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00020000) ? 1 : 0);
  126. printf ("\tCS2: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  127. *(volatile ulong*)MPC5XXX_CS2_START,
  128. *(volatile ulong*)MPC5XXX_CS2_STOP,
  129. *(volatile ulong*)MPC5XXX_CS2_CFG,
  130. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00040000) ? 1 : 0);
  131. printf ("\tCS3: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  132. *(volatile ulong*)MPC5XXX_CS3_START,
  133. *(volatile ulong*)MPC5XXX_CS3_STOP,
  134. *(volatile ulong*)MPC5XXX_CS3_CFG,
  135. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00080000) ? 1 : 0);
  136. printf ("\tCS4: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  137. *(volatile ulong*)MPC5XXX_CS4_START,
  138. *(volatile ulong*)MPC5XXX_CS4_STOP,
  139. *(volatile ulong*)MPC5XXX_CS4_CFG,
  140. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00100000) ? 1 : 0);
  141. printf ("\tCS5: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  142. *(volatile ulong*)MPC5XXX_CS5_START,
  143. *(volatile ulong*)MPC5XXX_CS5_STOP,
  144. *(volatile ulong*)MPC5XXX_CS5_CFG,
  145. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00200000) ? 1 : 0);
  146. printf ("\tCS6: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  147. *(volatile ulong*)MPC5XXX_CS6_START,
  148. *(volatile ulong*)MPC5XXX_CS6_STOP,
  149. *(volatile ulong*)MPC5XXX_CS6_CFG,
  150. (*(volatile ulong*)MPC5XXX_ADDECR & 0x04000000) ? 1 : 0);
  151. printf ("\tCS7: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  152. *(volatile ulong*)MPC5XXX_CS7_START,
  153. *(volatile ulong*)MPC5XXX_CS7_STOP,
  154. *(volatile ulong*)MPC5XXX_CS7_CFG,
  155. (*(volatile ulong*)MPC5XXX_ADDECR & 0x08000000) ? 1 : 0);
  156. printf ("\tBOOTCS: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  157. *(volatile ulong*)MPC5XXX_BOOTCS_START,
  158. *(volatile ulong*)MPC5XXX_BOOTCS_STOP,
  159. *(volatile ulong*)MPC5XXX_BOOTCS_CFG,
  160. (*(volatile ulong*)MPC5XXX_ADDECR & 0x02000000) ? 1 : 0);
  161. printf ("\tSDRAMCS0: %08lX\n",
  162. *(volatile ulong*)MPC5XXX_SDRAM_CS0CFG);
  163. printf ("\tSDRAMCS1: %08lX\n",
  164. *(volatile ulong*)MPC5XXX_SDRAM_CS1CFG);
  165. #elif defined(CONFIG_MPC86xx)
  166. mpc86xx_reginfo();
  167. #elif defined(CONFIG_MPC85xx)
  168. mpc85xx_reginfo();
  169. #elif defined(CONFIG_BLACKFIN)
  170. puts("\nSystem Configuration registers\n");
  171. puts("\nPLL Registers\n");
  172. printf("\tPLL_DIV: 0x%04x PLL_CTL: 0x%04x\n",
  173. bfin_read_PLL_DIV(), bfin_read_PLL_CTL());
  174. printf("\tPLL_STAT: 0x%04x PLL_LOCKCNT: 0x%04x\n",
  175. bfin_read_PLL_STAT(), bfin_read_PLL_LOCKCNT());
  176. printf("\tVR_CTL: 0x%04x\n", bfin_read_VR_CTL());
  177. puts("\nEBIU AMC Registers\n");
  178. printf("\tEBIU_AMGCTL: 0x%04x\n", bfin_read_EBIU_AMGCTL());
  179. printf("\tEBIU_AMBCTL0: 0x%08x EBIU_AMBCTL1: 0x%08x\n",
  180. bfin_read_EBIU_AMBCTL0(), bfin_read_EBIU_AMBCTL1());
  181. # ifdef EBIU_MODE
  182. printf("\tEBIU_MBSCTL: 0x%08x EBIU_ARBSTAT: 0x%08x\n",
  183. bfin_read_EBIU_MBSCTL(), bfin_read_EBIU_ARBSTAT());
  184. printf("\tEBIU_MODE: 0x%08x EBIU_FCTL: 0x%08x\n",
  185. bfin_read_EBIU_MODE(), bfin_read_EBIU_FCTL());
  186. # endif
  187. # ifdef EBIU_RSTCTL
  188. puts("\nEBIU DDR Registers\n");
  189. printf("\tEBIU_DDRCTL0: 0x%08x EBIU_DDRCTL1: 0x%08x\n",
  190. bfin_read_EBIU_DDRCTL0(), bfin_read_EBIU_DDRCTL1());
  191. printf("\tEBIU_DDRCTL2: 0x%08x EBIU_DDRCTL3: 0x%08x\n",
  192. bfin_read_EBIU_DDRCTL2(), bfin_read_EBIU_DDRCTL3());
  193. printf("\tEBIU_DDRQUE: 0x%08x EBIU_RSTCTL 0x%04x\n",
  194. bfin_read_EBIU_DDRQUE(), bfin_read_EBIU_RSTCTL());
  195. printf("\tEBIU_ERRADD: 0x%08x EBIU_ERRMST: 0x%04x\n",
  196. bfin_read_EBIU_ERRADD(), bfin_read_EBIU_ERRMST());
  197. # else
  198. puts("\nEBIU SDC Registers\n");
  199. printf("\tEBIU_SDRRC: 0x%04x EBIU_SDBCTL: 0x%04x\n",
  200. bfin_read_EBIU_SDRRC(), bfin_read_EBIU_SDBCTL());
  201. printf("\tEBIU_SDSTAT: 0x%04x EBIU_SDGCTL: 0x%08x\n",
  202. bfin_read_EBIU_SDSTAT(), bfin_read_EBIU_SDGCTL());
  203. # endif
  204. #endif /* CONFIG_BLACKFIN */
  205. return 0;
  206. }
  207. /**************************************************/
  208. #if defined(CONFIG_CMD_REGINFO)
  209. U_BOOT_CMD(
  210. reginfo, 2, 1, do_reginfo,
  211. "print register information",
  212. ""
  213. );
  214. #endif