controlcenterdc.h 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2014 Stefan Roese <sr@denx.de>
  4. * Copyright (C) 2016 Mario Six <mario.six@gdsys.cc>
  5. */
  6. #ifndef _CONFIG_CONTROLCENTERDC_H
  7. #define _CONFIG_CONTROLCENTERDC_H
  8. /*
  9. * High Level Configuration Options (easy to change)
  10. */
  11. #define CONFIG_CUSTOMER_BOARD_SUPPORT
  12. /*
  13. * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
  14. * for DDR ECC byte filling in the SPL before loading the main
  15. * U-Boot into it.
  16. */
  17. /* Environment in SPI NOR flash */
  18. #define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
  19. /* PCIe support */
  20. #ifndef CONFIG_SPL_BUILD
  21. #define CONFIG_PCI_SCAN_SHOW
  22. #endif
  23. /*
  24. * Software (bit-bang) MII driver configuration
  25. */
  26. #define CONFIG_BITBANGMII_MULTI
  27. /* SPL */
  28. /*
  29. * Select the boot device here
  30. *
  31. * Currently supported are:
  32. * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
  33. * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
  34. */
  35. #define SPL_BOOT_SPI_NOR_FLASH 1
  36. #define SPL_BOOT_SDIO_MMC_CARD 2
  37. #define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
  38. /* Defines for SPL */
  39. #define CONFIG_SPL_SIZE (160 << 10)
  40. #if defined(CONFIG_SECURED_MODE_IMAGE)
  41. #define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x2614)
  42. #else
  43. #define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x30)
  44. #endif
  45. #define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
  46. #define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
  47. #ifdef CONFIG_SPL_BUILD
  48. #define CONFIG_SYS_MALLOC_SIMPLE
  49. #endif
  50. #define CONFIG_SPL_STACK (0x40000000 + ((212 - 16) << 10))
  51. #define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
  52. #if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
  53. /* SPL related MMC defines */
  54. #ifdef CONFIG_SPL_BUILD
  55. #define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
  56. #endif
  57. #endif
  58. /*
  59. * Environment Configuration
  60. */
  61. #define CONFIG_HOSTNAME "ccdc"
  62. #define CONFIG_ROOTPATH "/opt/nfsroot"
  63. #define CONFIG_BOOTFILE "ccdc.img"
  64. #define CONFIG_EXTRA_ENV_SETTINGS \
  65. "netdev=eth1\0" \
  66. "consoledev=ttyS1\0" \
  67. "u-boot=u-boot.bin\0" \
  68. "bootfile_addr=1000000\0" \
  69. "keyprogram_addr=3000000\0" \
  70. "keyprogram_file=keyprogram.img\0" \
  71. "fdtfile=controlcenterdc.dtb\0" \
  72. "load=tftpboot ${loadaddr} ${u-boot}\0" \
  73. "mmcdev=0:2\0" \
  74. "update=sf probe 1:0;" \
  75. " sf erase 0 +${filesize};" \
  76. " sf write ${fileaddr} 0 ${filesize}\0" \
  77. "upd=run load update\0" \
  78. "fdt_high=0x10000000\0" \
  79. "initrd_high=0x10000000\0" \
  80. "loadkeyprogram=tpm flush_keys;" \
  81. " mmc rescan;" \
  82. " ext4load mmc ${mmcdev} ${keyprogram_addr} ${keyprogram_file};"\
  83. " source ${keyprogram_addr}:script@1\0" \
  84. "gpio1=gpio@22_25\0" \
  85. "gpio2=A29\0" \
  86. "blinkseq='0 0 0 0 2 0 2 2 3 1 3 1 0 0 2 2 3 1 3 3 2 0 2 2 3 1 1 1 " \
  87. "2 0 2 2 3 1 3 1 0 0 2 0 3 3 3 1 2 0 0 0 3 1 1 1 0 0 0 0'\0" \
  88. "bootfail=for i in ${blinkseq}; do" \
  89. " if test $i -eq 0; then" \
  90. " gpio clear ${gpio1}; gpio set ${gpio2};" \
  91. " elif test $i -eq 1; then" \
  92. " gpio clear ${gpio1}; gpio clear ${gpio2};" \
  93. " elif test $i -eq 2; then" \
  94. " gpio set ${gpio1}; gpio set ${gpio2};" \
  95. " else;" \
  96. " gpio clear ${gpio1}; gpio set ${gpio2};" \
  97. " fi; sleep 0.12; done\0"
  98. /*
  99. * mv-common.h should be defined after CMD configs since it used them
  100. * to enable certain macros
  101. */
  102. #include "mv-common.h"
  103. #endif /* _CONFIG_CONTROLCENTERDC_H */