r8a77965-cpg-mssr.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * r8a77965 Clock Pulse Generator / Module Standby and Software Reset
  4. *
  5. * Copyright (C) 2018 Jacopo Mondi <jacopo+renesas@jmondi.org>
  6. *
  7. * Based on r8a7795-cpg-mssr.c
  8. *
  9. * Copyright (C) 2015 Glider bvba
  10. * Copyright (C) 2015 Renesas Electronics Corp.
  11. */
  12. #include <common.h>
  13. #include <clk-uclass.h>
  14. #include <dm.h>
  15. #include <linux/bitops.h>
  16. #include <dt-bindings/clock/r8a77965-cpg-mssr.h>
  17. #include "renesas-cpg-mssr.h"
  18. #include "rcar-gen3-cpg.h"
  19. enum clk_ids {
  20. /* Core Clock Outputs exported to DT */
  21. LAST_DT_CORE_CLK = R8A77965_CLK_OSC,
  22. /* External Input Clocks */
  23. CLK_EXTAL,
  24. CLK_EXTALR,
  25. /* Internal Core Clocks */
  26. CLK_MAIN,
  27. CLK_PLL0,
  28. CLK_PLL1,
  29. CLK_PLL3,
  30. CLK_PLL4,
  31. CLK_PLL1_DIV2,
  32. CLK_PLL1_DIV4,
  33. CLK_S0,
  34. CLK_S1,
  35. CLK_S2,
  36. CLK_S3,
  37. CLK_SDSRC,
  38. CLK_SSPSRC,
  39. CLK_RPCSRC,
  40. CLK_RINT,
  41. /* Module Clocks */
  42. MOD_CLK_BASE
  43. };
  44. static const struct cpg_core_clk r8a77965_core_clks[] = {
  45. /* External Clock Inputs */
  46. DEF_INPUT("extal", CLK_EXTAL),
  47. DEF_INPUT("extalr", CLK_EXTALR),
  48. /* Internal Core Clocks */
  49. DEF_BASE(".main", CLK_MAIN, CLK_TYPE_GEN3_MAIN, CLK_EXTAL),
  50. DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN3_PLL0, CLK_MAIN),
  51. DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN3_PLL1, CLK_MAIN),
  52. DEF_BASE(".pll3", CLK_PLL3, CLK_TYPE_GEN3_PLL3, CLK_MAIN),
  53. DEF_BASE(".pll4", CLK_PLL4, CLK_TYPE_GEN3_PLL4, CLK_MAIN),
  54. DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1),
  55. DEF_FIXED(".pll1_div4", CLK_PLL1_DIV4, CLK_PLL1_DIV2, 2, 1),
  56. DEF_FIXED(".s0", CLK_S0, CLK_PLL1_DIV2, 2, 1),
  57. DEF_FIXED(".s1", CLK_S1, CLK_PLL1_DIV2, 3, 1),
  58. DEF_FIXED(".s2", CLK_S2, CLK_PLL1_DIV2, 4, 1),
  59. DEF_FIXED(".s3", CLK_S3, CLK_PLL1_DIV2, 6, 1),
  60. DEF_FIXED(".sdsrc", CLK_SDSRC, CLK_PLL1_DIV2, 2, 1),
  61. DEF_BASE(".rpcsrc", CLK_RPCSRC, CLK_TYPE_GEN3_RPCSRC, CLK_PLL1),
  62. DEF_BASE("rpc", R8A77965_CLK_RPC, CLK_TYPE_GEN3_RPC,
  63. CLK_RPCSRC),
  64. DEF_BASE("rpcd2", R8A77965_CLK_RPCD2, CLK_TYPE_GEN3_RPCD2,
  65. R8A77965_CLK_RPC),
  66. DEF_GEN3_OSC(".r", CLK_RINT, CLK_EXTAL, 32),
  67. /* Core Clock Outputs */
  68. DEF_GEN3_Z("z", R8A77965_CLK_Z, CLK_TYPE_GEN3_Z, CLK_PLL0, 2, 8),
  69. DEF_FIXED("ztr", R8A77965_CLK_ZTR, CLK_PLL1_DIV2, 6, 1),
  70. DEF_FIXED("ztrd2", R8A77965_CLK_ZTRD2, CLK_PLL1_DIV2, 12, 1),
  71. DEF_FIXED("zt", R8A77965_CLK_ZT, CLK_PLL1_DIV2, 4, 1),
  72. DEF_FIXED("zx", R8A77965_CLK_ZX, CLK_PLL1_DIV2, 2, 1),
  73. DEF_FIXED("s0d1", R8A77965_CLK_S0D1, CLK_S0, 1, 1),
  74. DEF_FIXED("s0d2", R8A77965_CLK_S0D2, CLK_S0, 2, 1),
  75. DEF_FIXED("s0d3", R8A77965_CLK_S0D3, CLK_S0, 3, 1),
  76. DEF_FIXED("s0d4", R8A77965_CLK_S0D4, CLK_S0, 4, 1),
  77. DEF_FIXED("s0d6", R8A77965_CLK_S0D6, CLK_S0, 6, 1),
  78. DEF_FIXED("s0d8", R8A77965_CLK_S0D8, CLK_S0, 8, 1),
  79. DEF_FIXED("s0d12", R8A77965_CLK_S0D12, CLK_S0, 12, 1),
  80. DEF_FIXED("s1d1", R8A77965_CLK_S1D1, CLK_S1, 1, 1),
  81. DEF_FIXED("s1d2", R8A77965_CLK_S1D2, CLK_S1, 2, 1),
  82. DEF_FIXED("s1d4", R8A77965_CLK_S1D4, CLK_S1, 4, 1),
  83. DEF_FIXED("s2d1", R8A77965_CLK_S2D1, CLK_S2, 1, 1),
  84. DEF_FIXED("s2d2", R8A77965_CLK_S2D2, CLK_S2, 2, 1),
  85. DEF_FIXED("s2d4", R8A77965_CLK_S2D4, CLK_S2, 4, 1),
  86. DEF_FIXED("s3d1", R8A77965_CLK_S3D1, CLK_S3, 1, 1),
  87. DEF_FIXED("s3d2", R8A77965_CLK_S3D2, CLK_S3, 2, 1),
  88. DEF_FIXED("s3d4", R8A77965_CLK_S3D4, CLK_S3, 4, 1),
  89. DEF_GEN3_SD("sd0", R8A77965_CLK_SD0, CLK_SDSRC, 0x074),
  90. DEF_GEN3_SD("sd1", R8A77965_CLK_SD1, CLK_SDSRC, 0x078),
  91. DEF_GEN3_SD("sd2", R8A77965_CLK_SD2, CLK_SDSRC, 0x268),
  92. DEF_GEN3_SD("sd3", R8A77965_CLK_SD3, CLK_SDSRC, 0x26c),
  93. DEF_FIXED("cl", R8A77965_CLK_CL, CLK_PLL1_DIV2, 48, 1),
  94. DEF_FIXED("cr", R8A77965_CLK_CR, CLK_PLL1_DIV4, 2, 1),
  95. DEF_FIXED("cp", R8A77965_CLK_CP, CLK_EXTAL, 2, 1),
  96. DEF_FIXED("cpex", R8A77965_CLK_CPEX, CLK_EXTAL, 2, 1),
  97. DEF_DIV6P1("canfd", R8A77965_CLK_CANFD, CLK_PLL1_DIV4, 0x244),
  98. DEF_DIV6P1("csi0", R8A77965_CLK_CSI0, CLK_PLL1_DIV4, 0x00c),
  99. DEF_DIV6P1("mso", R8A77965_CLK_MSO, CLK_PLL1_DIV4, 0x014),
  100. DEF_DIV6P1("hdmi", R8A77965_CLK_HDMI, CLK_PLL1_DIV4, 0x250),
  101. DEF_GEN3_OSC("osc", R8A77965_CLK_OSC, CLK_EXTAL, 8),
  102. DEF_BASE("r", R8A77965_CLK_R, CLK_TYPE_GEN3_R, CLK_RINT),
  103. };
  104. static const struct mssr_mod_clk r8a77965_mod_clks[] = {
  105. DEF_MOD("fdp1-0", 119, R8A77965_CLK_S0D1),
  106. DEF_MOD("tmu4", 121, R8A77965_CLK_S0D6),
  107. DEF_MOD("tmu3", 122, R8A77965_CLK_S3D2),
  108. DEF_MOD("tmu2", 123, R8A77965_CLK_S3D2),
  109. DEF_MOD("tmu1", 124, R8A77965_CLK_S3D2),
  110. DEF_MOD("tmu0", 125, R8A77965_CLK_CP),
  111. DEF_MOD("scif5", 202, R8A77965_CLK_S3D4),
  112. DEF_MOD("scif4", 203, R8A77965_CLK_S3D4),
  113. DEF_MOD("scif3", 204, R8A77965_CLK_S3D4),
  114. DEF_MOD("scif1", 206, R8A77965_CLK_S3D4),
  115. DEF_MOD("scif0", 207, R8A77965_CLK_S3D4),
  116. DEF_MOD("msiof3", 208, R8A77965_CLK_MSO),
  117. DEF_MOD("msiof2", 209, R8A77965_CLK_MSO),
  118. DEF_MOD("msiof1", 210, R8A77965_CLK_MSO),
  119. DEF_MOD("msiof0", 211, R8A77965_CLK_MSO),
  120. DEF_MOD("sys-dmac2", 217, R8A77965_CLK_S3D1),
  121. DEF_MOD("sys-dmac1", 218, R8A77965_CLK_S3D1),
  122. DEF_MOD("sys-dmac0", 219, R8A77965_CLK_S0D3),
  123. DEF_MOD("sceg-pub", 229, R8A77965_CLK_CR),
  124. DEF_MOD("cmt3", 300, R8A77965_CLK_R),
  125. DEF_MOD("cmt2", 301, R8A77965_CLK_R),
  126. DEF_MOD("cmt1", 302, R8A77965_CLK_R),
  127. DEF_MOD("cmt0", 303, R8A77965_CLK_R),
  128. DEF_MOD("tpu0", 304, R8A77965_CLK_S3D4),
  129. DEF_MOD("scif2", 310, R8A77965_CLK_S3D4),
  130. DEF_MOD("sdif3", 311, R8A77965_CLK_SD3),
  131. DEF_MOD("sdif2", 312, R8A77965_CLK_SD2),
  132. DEF_MOD("sdif1", 313, R8A77965_CLK_SD1),
  133. DEF_MOD("sdif0", 314, R8A77965_CLK_SD0),
  134. DEF_MOD("pcie1", 318, R8A77965_CLK_S3D1),
  135. DEF_MOD("pcie0", 319, R8A77965_CLK_S3D1),
  136. DEF_MOD("usb3-if0", 328, R8A77965_CLK_S3D1),
  137. DEF_MOD("usb-dmac0", 330, R8A77965_CLK_S3D1),
  138. DEF_MOD("usb-dmac1", 331, R8A77965_CLK_S3D1),
  139. DEF_MOD("rwdt", 402, R8A77965_CLK_R),
  140. DEF_MOD("intc-ex", 407, R8A77965_CLK_CP),
  141. DEF_MOD("intc-ap", 408, R8A77965_CLK_S0D3),
  142. DEF_MOD("audmac1", 501, R8A77965_CLK_S1D2),
  143. DEF_MOD("audmac0", 502, R8A77965_CLK_S1D2),
  144. DEF_MOD("drif31", 508, R8A77965_CLK_S3D2),
  145. DEF_MOD("drif30", 509, R8A77965_CLK_S3D2),
  146. DEF_MOD("drif21", 510, R8A77965_CLK_S3D2),
  147. DEF_MOD("drif20", 511, R8A77965_CLK_S3D2),
  148. DEF_MOD("drif11", 512, R8A77965_CLK_S3D2),
  149. DEF_MOD("drif10", 513, R8A77965_CLK_S3D2),
  150. DEF_MOD("drif01", 514, R8A77965_CLK_S3D2),
  151. DEF_MOD("drif00", 515, R8A77965_CLK_S3D2),
  152. DEF_MOD("hscif4", 516, R8A77965_CLK_S3D1),
  153. DEF_MOD("hscif3", 517, R8A77965_CLK_S3D1),
  154. DEF_MOD("hscif2", 518, R8A77965_CLK_S3D1),
  155. DEF_MOD("hscif1", 519, R8A77965_CLK_S3D1),
  156. DEF_MOD("hscif0", 520, R8A77965_CLK_S3D1),
  157. DEF_MOD("thermal", 522, R8A77965_CLK_CP),
  158. DEF_MOD("pwm", 523, R8A77965_CLK_S0D12),
  159. DEF_MOD("fcpvd1", 602, R8A77965_CLK_S0D2),
  160. DEF_MOD("fcpvd0", 603, R8A77965_CLK_S0D2),
  161. DEF_MOD("fcpvb0", 607, R8A77965_CLK_S0D1),
  162. DEF_MOD("fcpvi0", 611, R8A77965_CLK_S0D1),
  163. DEF_MOD("fcpf0", 615, R8A77965_CLK_S0D1),
  164. DEF_MOD("fcpcs", 619, R8A77965_CLK_S0D2),
  165. DEF_MOD("vspd1", 622, R8A77965_CLK_S0D2),
  166. DEF_MOD("vspd0", 623, R8A77965_CLK_S0D2),
  167. DEF_MOD("vspb", 626, R8A77965_CLK_S0D1),
  168. DEF_MOD("vspi0", 631, R8A77965_CLK_S0D1),
  169. DEF_MOD("ehci1", 702, R8A77965_CLK_S3D2),
  170. DEF_MOD("ehci0", 703, R8A77965_CLK_S3D2),
  171. DEF_MOD("hsusb", 704, R8A77965_CLK_S3D2),
  172. DEF_MOD("cmm3", 708, R8A77965_CLK_S2D1),
  173. DEF_MOD("cmm1", 710, R8A77965_CLK_S2D1),
  174. DEF_MOD("cmm0", 711, R8A77965_CLK_S2D1),
  175. DEF_MOD("csi20", 714, R8A77965_CLK_CSI0),
  176. DEF_MOD("csi40", 716, R8A77965_CLK_CSI0),
  177. DEF_MOD("du3", 721, R8A77965_CLK_S2D1),
  178. DEF_MOD("du1", 723, R8A77965_CLK_S2D1),
  179. DEF_MOD("du0", 724, R8A77965_CLK_S2D1),
  180. DEF_MOD("lvds", 727, R8A77965_CLK_S2D1),
  181. DEF_MOD("hdmi0", 729, R8A77965_CLK_HDMI),
  182. DEF_MOD("vin7", 804, R8A77965_CLK_S0D2),
  183. DEF_MOD("vin6", 805, R8A77965_CLK_S0D2),
  184. DEF_MOD("vin5", 806, R8A77965_CLK_S0D2),
  185. DEF_MOD("vin4", 807, R8A77965_CLK_S0D2),
  186. DEF_MOD("vin3", 808, R8A77965_CLK_S0D2),
  187. DEF_MOD("vin2", 809, R8A77965_CLK_S0D2),
  188. DEF_MOD("vin1", 810, R8A77965_CLK_S0D2),
  189. DEF_MOD("vin0", 811, R8A77965_CLK_S0D2),
  190. DEF_MOD("etheravb", 812, R8A77965_CLK_S0D6),
  191. DEF_MOD("sata0", 815, R8A77965_CLK_S3D2),
  192. DEF_MOD("imr1", 822, R8A77965_CLK_S0D2),
  193. DEF_MOD("imr0", 823, R8A77965_CLK_S0D2),
  194. DEF_MOD("gpio7", 905, R8A77965_CLK_S3D4),
  195. DEF_MOD("gpio6", 906, R8A77965_CLK_S3D4),
  196. DEF_MOD("gpio5", 907, R8A77965_CLK_S3D4),
  197. DEF_MOD("gpio4", 908, R8A77965_CLK_S3D4),
  198. DEF_MOD("gpio3", 909, R8A77965_CLK_S3D4),
  199. DEF_MOD("gpio2", 910, R8A77965_CLK_S3D4),
  200. DEF_MOD("gpio1", 911, R8A77965_CLK_S3D4),
  201. DEF_MOD("gpio0", 912, R8A77965_CLK_S3D4),
  202. DEF_MOD("can-fd", 914, R8A77965_CLK_S3D2),
  203. DEF_MOD("can-if1", 915, R8A77965_CLK_S3D4),
  204. DEF_MOD("can-if0", 916, R8A77965_CLK_S3D4),
  205. DEF_MOD("rpc-if", 917, R8A77965_CLK_RPCD2),
  206. DEF_MOD("i2c6", 918, R8A77965_CLK_S0D6),
  207. DEF_MOD("i2c5", 919, R8A77965_CLK_S0D6),
  208. DEF_MOD("i2c-dvfs", 926, R8A77965_CLK_CP),
  209. DEF_MOD("i2c4", 927, R8A77965_CLK_S0D6),
  210. DEF_MOD("i2c3", 928, R8A77965_CLK_S0D6),
  211. DEF_MOD("i2c2", 929, R8A77965_CLK_S3D2),
  212. DEF_MOD("i2c1", 930, R8A77965_CLK_S3D2),
  213. DEF_MOD("i2c0", 931, R8A77965_CLK_S3D2),
  214. DEF_MOD("ssi-all", 1005, R8A77965_CLK_S3D4),
  215. DEF_MOD("ssi9", 1006, MOD_CLK_ID(1005)),
  216. DEF_MOD("ssi8", 1007, MOD_CLK_ID(1005)),
  217. DEF_MOD("ssi7", 1008, MOD_CLK_ID(1005)),
  218. DEF_MOD("ssi6", 1009, MOD_CLK_ID(1005)),
  219. DEF_MOD("ssi5", 1010, MOD_CLK_ID(1005)),
  220. DEF_MOD("ssi4", 1011, MOD_CLK_ID(1005)),
  221. DEF_MOD("ssi3", 1012, MOD_CLK_ID(1005)),
  222. DEF_MOD("ssi2", 1013, MOD_CLK_ID(1005)),
  223. DEF_MOD("ssi1", 1014, MOD_CLK_ID(1005)),
  224. DEF_MOD("ssi0", 1015, MOD_CLK_ID(1005)),
  225. DEF_MOD("scu-all", 1017, R8A77965_CLK_S3D4),
  226. DEF_MOD("scu-dvc1", 1018, MOD_CLK_ID(1017)),
  227. DEF_MOD("scu-dvc0", 1019, MOD_CLK_ID(1017)),
  228. DEF_MOD("scu-ctu1-mix1", 1020, MOD_CLK_ID(1017)),
  229. DEF_MOD("scu-ctu0-mix0", 1021, MOD_CLK_ID(1017)),
  230. DEF_MOD("scu-src9", 1022, MOD_CLK_ID(1017)),
  231. DEF_MOD("scu-src8", 1023, MOD_CLK_ID(1017)),
  232. DEF_MOD("scu-src7", 1024, MOD_CLK_ID(1017)),
  233. DEF_MOD("scu-src6", 1025, MOD_CLK_ID(1017)),
  234. DEF_MOD("scu-src5", 1026, MOD_CLK_ID(1017)),
  235. DEF_MOD("scu-src4", 1027, MOD_CLK_ID(1017)),
  236. DEF_MOD("scu-src3", 1028, MOD_CLK_ID(1017)),
  237. DEF_MOD("scu-src2", 1029, MOD_CLK_ID(1017)),
  238. DEF_MOD("scu-src1", 1030, MOD_CLK_ID(1017)),
  239. DEF_MOD("scu-src0", 1031, MOD_CLK_ID(1017)),
  240. };
  241. /*
  242. * CPG Clock Data
  243. */
  244. /*
  245. * MD EXTAL PLL0 PLL1 PLL3 PLL4 OSC
  246. * 14 13 19 17 (MHz)
  247. *-----------------------------------------------------------------
  248. * 0 0 0 0 16.66 x 1 x180 x192 x192 x144 /16
  249. * 0 0 0 1 16.66 x 1 x180 x192 x128 x144 /16
  250. * 0 0 1 0 Prohibited setting
  251. * 0 0 1 1 16.66 x 1 x180 x192 x192 x144 /16
  252. * 0 1 0 0 20 x 1 x150 x160 x160 x120 /19
  253. * 0 1 0 1 20 x 1 x150 x160 x106 x120 /19
  254. * 0 1 1 0 Prohibited setting
  255. * 0 1 1 1 20 x 1 x150 x160 x160 x120 /19
  256. * 1 0 0 0 25 x 1 x120 x128 x128 x96 /24
  257. * 1 0 0 1 25 x 1 x120 x128 x84 x96 /24
  258. * 1 0 1 0 Prohibited setting
  259. * 1 0 1 1 25 x 1 x120 x128 x128 x96 /24
  260. * 1 1 0 0 33.33 / 2 x180 x192 x192 x144 /32
  261. * 1 1 0 1 33.33 / 2 x180 x192 x128 x144 /32
  262. * 1 1 1 0 Prohibited setting
  263. * 1 1 1 1 33.33 / 2 x180 x192 x192 x144 /32
  264. */
  265. #define CPG_PLL_CONFIG_INDEX(md) ((((md) & BIT(14)) >> 11) | \
  266. (((md) & BIT(13)) >> 11) | \
  267. (((md) & BIT(19)) >> 18) | \
  268. (((md) & BIT(17)) >> 17))
  269. static const struct rcar_gen3_cpg_pll_config cpg_pll_configs[16] = {
  270. /* EXTAL div PLL1 mult/div PLL3 mult/div OSC prediv */
  271. { 1, 192, 1, 192, 1, 16, },
  272. { 1, 192, 1, 128, 1, 16, },
  273. { 0, /* Prohibited setting */ },
  274. { 1, 192, 1, 192, 1, 16, },
  275. { 1, 160, 1, 160, 1, 19, },
  276. { 1, 160, 1, 106, 1, 19, },
  277. { 0, /* Prohibited setting */ },
  278. { 1, 160, 1, 160, 1, 19, },
  279. { 1, 128, 1, 128, 1, 24, },
  280. { 1, 128, 1, 84, 1, 24, },
  281. { 0, /* Prohibited setting */ },
  282. { 1, 128, 1, 128, 1, 24, },
  283. { 2, 192, 1, 192, 1, 32, },
  284. { 2, 192, 1, 128, 1, 32, },
  285. { 0, /* Prohibited setting */ },
  286. { 2, 192, 1, 192, 1, 32, },
  287. };
  288. static const struct mstp_stop_table r8a77965_mstp_table[] = {
  289. { 0x00210000, 0x0, 0x00210000, 0 },
  290. { 0xc3e813a0, 0x0, 0xc3e813a0, 0 },
  291. { 0x040e2fdc, 0x2000, 0x040e2fdc, 0 },
  292. { 0xd0cc7cdf, 0x400, 0xd0cc7cdf, 0 },
  293. { 0x80000004, 0x180, 0x80000004, 0 },
  294. { 0x40dfff46, 0x0, 0x40dfff46, 0 },
  295. { 0x84c8888c, 0x0, 0x84c8888c, 0 },
  296. { 0x29bf5d1c, 0x0, 0x29bf5d1c, 0 },
  297. { 0x00c09ff7, 0x0, 0x01c09ff7, 0 },
  298. { 0xfddfdffe, 0x0, 0xfddfdffe, 0 },
  299. { 0xfffeffe0, 0x0, 0xfffeffe0, 0 },
  300. { 0x00000000, 0x0, 0x00000000, 0 },
  301. };
  302. static const void *r8a77965_get_pll_config(const u32 cpg_mode)
  303. {
  304. return &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];
  305. }
  306. static const struct cpg_mssr_info r8a77965_cpg_mssr_info = {
  307. .core_clk = r8a77965_core_clks,
  308. .core_clk_size = ARRAY_SIZE(r8a77965_core_clks),
  309. .mod_clk = r8a77965_mod_clks,
  310. .mod_clk_size = ARRAY_SIZE(r8a77965_mod_clks),
  311. .mstp_table = r8a77965_mstp_table,
  312. .mstp_table_size = ARRAY_SIZE(r8a77965_mstp_table),
  313. .reset_node = "renesas,r8a77965-rst",
  314. .reset_modemr_offset = CPG_RST_MODEMR,
  315. .extalr_node = "extalr",
  316. .mod_clk_base = MOD_CLK_BASE,
  317. .clk_extal_id = CLK_EXTAL,
  318. .clk_extalr_id = CLK_EXTALR,
  319. .get_pll_config = r8a77965_get_pll_config,
  320. };
  321. static const struct udevice_id r8a77965_clk_ids[] = {
  322. {
  323. .compatible = "renesas,r8a77965-cpg-mssr",
  324. .data = (ulong)&r8a77965_cpg_mssr_info,
  325. },
  326. { }
  327. };
  328. U_BOOT_DRIVER(clk_r8a77965) = {
  329. .name = "clk_r8a77965",
  330. .id = UCLASS_CLK,
  331. .of_match = r8a77965_clk_ids,
  332. .priv_auto = sizeof(struct gen3_clk_priv),
  333. .ops = &gen3_clk_ops,
  334. .probe = gen3_clk_probe,
  335. .remove = gen3_clk_remove,
  336. };