123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688 |
- // SPDX-License-Identifier: GPL-2.0+
- /*
- * Copyright (C) 2022 Starfive, Inc.
- * Author: yanhong <yanhong.wang@starfivetech.com>
- *
- */
- #include <common.h>
- #include <malloc.h>
- #include <clk-uclass.h>
- #include <clk.h>
- #include <dm/device.h>
- #include <dm/devres.h>
- #include <dm.h>
- #include <linux/clk-provider.h>
- #include <dt-bindings/clock/starfive-jh7110-clkgen.h>
- #include <log.h>
- #include <linux/clk-provider.h>
- #define STARFIVE_CLK_ENABLE_SHIFT 31 /*[31]*/
- #define STARFIVE_CLK_INVERT_SHIFT 30 /*[30]*/
- #define STARFIVE_CLK_MUX_SHIFT 24 /*[29:24]*/
- #define STARFIVE_CLK_DIV_SHIFT 0 /*[23:0]*/
- #define SYS_OFFSET(id) (id * 4)
- #define STG_OFFSET(id) ((id - JH7110_CLK_SYS_REG_END) * 4)
- #define AON_OFFSET(id) ((id - JH7110_CLK_STG_REG_END) * 4)
- #define JH7110_PLL0 (JH7110_CLK_RTC+1)
- #define JH7110_PLL1 (JH7110_CLK_RTC+2)
- #define JH7110_PLL2 (JH7110_CLK_RTC+3)
- struct jh7110_clk_priv {
- void __iomem *sys;
- void __iomem *stg;
- void __iomem *aon;
- };
- static const char *cpu_root_sels[2] = {
- [0] = "osc",
- [1] = "pll0_out",
- };
- static const char *perh_root_sels[2] = {
- [0] = "pll0_out",
- [1] = "pll2_out",
- };
- static const char *bus_root_sels[2] = {
- [0] = "osc",
- [1] = "pll2_out",
- };
- static const char *qspi_ref_sels[2] = {
- [0] = "osc",
- [1] = "clk_qspi_ref_src",
- };
- static const char *gmac5_tx_sels[2] = {
- [0] = "gmac1_gtxclk",
- [1] = "gmac1_rmii_rtx",
- };
- static const char *aon_apb_func_sels[2] = {
- [0] = "osc_div4",
- [1] = "osc",
- };
- static const char *u0_dw_gmac5_axi64_clk_tx_sels[2] = {
- [0] = "gmac0_gtxclk",
- [1] = "gmac0_rmii_rtx",
- };
- static ulong starfive_clk_get_rate(struct clk *clk)
- {
- struct clk *c;
- int ret;
- debug("%s(#%lu)\n", __func__, clk->id);
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- return clk_get_rate(c);
- }
- static ulong starfive_clk_set_rate(struct clk *clk, unsigned long rate)
- {
- struct clk *c;
- int ret;
- debug("%s(#%lu), rate: %lu\n", __func__, clk->id, rate);
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- return clk_set_rate(c, rate);
- }
- static int __starfive_clk_enable(struct clk *clk, bool enable)
- {
- struct clk *c;
- int ret;
- debug("%s(#%lu) en: %d\n", __func__, clk->id, enable);
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- if (enable)
- ret = clk_enable(c);
- else
- ret = clk_disable(c);
- return ret;
- }
- static int starfive_clk_disable(struct clk *clk)
- {
- return __starfive_clk_enable(clk, 0);
- }
- static int starfive_clk_enable(struct clk *clk)
- {
- return __starfive_clk_enable(clk, 1);
- }
- static int starfive_clk_set_parent(struct clk *clk, struct clk *parent)
- {
- struct clk *c, *cp;
- int ret;
- debug("%s(#%lu), parent: %lu\n", __func__, clk->id, parent->id);
- ret = clk_get_by_id(clk->id, &c);
- if (ret)
- return ret;
- ret = clk_get_by_id(parent->id, &cp);
- if (ret)
- return ret;
- ret = clk_set_parent(c, cp);
- c->dev->parent = cp->dev;
- return ret;
- }
- static const struct clk_ops starfive_clk_ops = {
- .set_rate = starfive_clk_set_rate,
- .get_rate = starfive_clk_get_rate,
- .enable = starfive_clk_enable,
- .disable = starfive_clk_disable,
- .set_parent = starfive_clk_set_parent,
- };
- static struct clk *starfive_clk_mux(void __iomem *reg,
- const char *name,
- unsigned int offset,
- u8 width,
- const char * const *parent_names,
- u8 num_parents)
- {
- return clk_register_mux(NULL, name, parent_names, num_parents, 0,
- reg + offset, STARFIVE_CLK_MUX_SHIFT, width, 0);
- }
- static struct clk *starfive_clk_gate(void __iomem *reg,
- const char *name,
- const char *parent_name,
- unsigned int offset)
- {
- return clk_register_gate(NULL, name, parent_name, 0, reg+offset,
- STARFIVE_CLK_ENABLE_SHIFT, 0, NULL);
- }
- static struct clk *starfive_clk_fix_factor(void __iomem *reg,
- const char *name,
- const char *parent_name,
- unsigned int mult,
- unsigned int div)
- {
- return clk_register_fixed_factor(NULL, name, parent_name,
- 0, mult, div);
- }
- static struct clk *starfive_clk_divider(void __iomem *reg,
- const char *name,
- const char *parent_name,
- unsigned int offset,
- u8 width)
- {
- return clk_register_divider(NULL, name, parent_name, 0, reg+offset, 0,
- width, CLK_DIVIDER_ONE_BASED);
- }
- static struct clk *starfive_clk_composite(void __iomem *reg,
- const char *name,
- const char * const *parent_names,
- unsigned int num_parents,
- unsigned int offset,
- unsigned int mux_width,
- unsigned int gate_width,
- unsigned int div_width)
- {
- struct clk *clk = ERR_PTR(-ENOMEM);
- struct clk_divider *div = NULL;
- struct clk_gate *gate = NULL;
- struct clk_mux *mux = NULL;
- int mask_arry[4] = {0x1, 0x3, 0x7, 0xF};
- int mask;
- if (mux_width) {
- if (mux_width > 4)
- goto fail;
- else
- mask = mask_arry[mux_width-1];
- mux = kzalloc(sizeof(*mux), GFP_KERNEL);
- if (!mux)
- goto fail;
- mux->reg = reg + offset;
- mux->mask = mask;
- mux->shift = STARFIVE_CLK_MUX_SHIFT;
- mux->num_parents = num_parents;
- mux->flags = 0;
- mux->parent_names = parent_names;
- }
- if (gate_width) {
- gate = kzalloc(sizeof(*gate), GFP_KERNEL);
- if (!gate)
- goto fail;
- gate->reg = reg + offset;
- gate->bit_idx = STARFIVE_CLK_ENABLE_SHIFT;
- gate->flags = 0;
- }
- if (div_width) {
- div = kzalloc(sizeof(*div), GFP_KERNEL);
- if (!div)
- goto fail;
- div->reg = reg + offset;
- div->shift = STARFIVE_CLK_DIV_SHIFT;
- div->width = div_width;
- div->flags = CLK_DIVIDER_ONE_BASED;
- div->table = NULL;
- }
- clk = clk_register_composite(NULL, name,
- parent_names, num_parents,
- &mux->clk, &clk_mux_ops,
- &div->clk, &clk_divider_ops,
- &gate->clk, &clk_gate_ops, 0);
- if (IS_ERR(clk))
- goto fail;
- return clk;
- fail:
- kfree(gate);
- kfree(div);
- kfree(mux);
- return ERR_CAST(clk);
- }
- static struct clk *starfive_clk_fix_parent_composite(void __iomem *reg,
- const char *name,
- const char *parent_names,
- unsigned int offset,
- unsigned int mux_width,
- unsigned int gate_width,
- unsigned int div_width)
- {
- const char * const *parents;
- parents = &parent_names;
- return starfive_clk_composite(reg, name, parents, 1, offset,
- mux_width, gate_width, div_width);
- }
- static struct clk *starfive_clk_gate_divider(void __iomem *reg,
- const char *name,
- const char *parent,
- unsigned int offset,
- unsigned int width)
- {
- const char * const *parent_names;
- parent_names = &parent;
- return starfive_clk_composite(reg, name, parent_names, 1,
- offset, 0, 1, width);
- }
- static struct clk *starfive_clk_gate_dis(void __iomem *reg,
- const char *name,
- const char *parent_name,
- unsigned int offset)
- {
- return clk_register_gate(NULL, name, parent_name, 0, reg+offset,
- STARFIVE_CLK_ENABLE_SHIFT,
- CLK_GATE_SET_TO_DISABLE, NULL);
- }
- static int jh7110_clk_init(struct udevice *dev)
- {
- struct jh7110_clk_priv *priv = dev_get_priv(dev);
- clk_dm(JH7110_PLL0,
- starfive_clk_fix_factor(priv->sys,
- "pll0_out", "osc", 52, 1));
- clk_dm(JH7110_PLL1,
- starfive_clk_fix_factor(priv->sys,
- "pll1_out", "osc", 44, 1));
- clk_dm(JH7110_PLL2,
- starfive_clk_fix_factor(priv->sys,
- "pll2_out", "osc", 51, 1));
- /*root*/
- clk_dm(JH7110_CPU_ROOT,
- starfive_clk_mux(priv->sys, "cpu_root",
- SYS_OFFSET(JH7110_CPU_ROOT), 1,
- cpu_root_sels, ARRAY_SIZE(cpu_root_sels)));
- clk_dm(JH7110_CPU_CORE,
- starfive_clk_divider(priv->sys,
- "cpu_core", "cpu_root",
- SYS_OFFSET(JH7110_CPU_CORE), 3));
- clk_dm(JH7110_CPU_BUS,
- starfive_clk_divider(priv->sys,
- "cpu_bus", "cpu_core",
- SYS_OFFSET(JH7110_CPU_BUS), 2));
- clk_dm(JH7110_DDR_ROOT,
- starfive_clk_fix_factor(priv->sys,
- "ddr_root", "pll1_out", 1, 1));
- clk_dm(JH7110_GMACUSB_ROOT,
- starfive_clk_fix_factor(priv->sys,
- "gmacusb_root", "pll0_out", 1, 1));
- clk_dm(JH7110_PERH_ROOT,
- starfive_clk_mux(priv->sys, "perh_root",
- SYS_OFFSET(JH7110_PERH_ROOT), 1,
- perh_root_sels, ARRAY_SIZE(perh_root_sels)));
- clk_dm(JH7110_BUS_ROOT,
- starfive_clk_mux(priv->sys, "bus_root",
- SYS_OFFSET(JH7110_BUS_ROOT), 1,
- bus_root_sels, ARRAY_SIZE(bus_root_sels)));
- clk_dm(JH7110_AXI_CFG0,
- starfive_clk_divider(priv->sys,
- "axi_cfg0", "bus_root",
- SYS_OFFSET(JH7110_AXI_CFG0), 2));
- clk_dm(JH7110_STG_AXIAHB,
- starfive_clk_divider(priv->sys,
- "stg_axiahb", "axi_cfg0",
- SYS_OFFSET(JH7110_STG_AXIAHB), 2));
- clk_dm(JH7110_AHB0,
- starfive_clk_gate(priv->sys,
- "ahb0", "stg_axiahb",
- SYS_OFFSET(JH7110_AHB0)));
- clk_dm(JH7110_AHB1,
- starfive_clk_gate(priv->sys,
- "ahb1", "stg_axiahb",
- SYS_OFFSET(JH7110_AHB1)));
- clk_dm(JH7110_APB_BUS_FUNC,
- starfive_clk_divider(priv->sys,
- "apb_bus_func", "stg_axiahb",
- SYS_OFFSET(JH7110_APB_BUS_FUNC), 4));
- clk_dm(JH7110_OSC_DIV4,
- starfive_clk_divider(priv->aon,
- "osc_div4", "osc",
- AON_OFFSET(JH7110_OSC_DIV4), 3));
- clk_dm(JH7110_AON_APB_FUNC,
- starfive_clk_mux(priv->aon, "aon_apb_func",
- AON_OFFSET(JH7110_AON_APB_FUNC), 1,
- aon_apb_func_sels, ARRAY_SIZE(aon_apb_func_sels)));
- clk_dm(JH7110_APB_BUS,
- starfive_clk_fix_factor(priv->sys,
- "apb_bus", "aon_apb_func", 1, 1));
- clk_dm(JH7110_APB0,
- starfive_clk_gate(priv->sys,
- "apb0", "apb_bus",
- SYS_OFFSET(JH7110_APB0)));
- clk_dm(JH7110_APB12,
- starfive_clk_fix_factor(priv->sys,
- "apb12", "apb_bus", 1, 1));
- clk_dm(JH7110_AON_APB,
- starfive_clk_fix_factor(priv->sys,
- "aon_apb", "apb_bus_func", 1, 1));
- /*hifi4*/
- clk_dm(JH7110_HIFI4_CORE,
- starfive_clk_divider(priv->sys,
- "hifi4_core", "bus_root",
- SYS_OFFSET(JH7110_HIFI4_CORE), 4));
- /*QSPI*/
- clk_dm(JH7110_QSPI_CLK_AHB,
- starfive_clk_gate(priv->sys,
- "u0_cdns_qspi_clk_ahb", "ahb1",
- SYS_OFFSET(JH7110_QSPI_CLK_AHB)));
- clk_dm(JH7110_QSPI_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u0_cdns_qspi_clk_apb", "apb12",
- SYS_OFFSET(JH7110_QSPI_CLK_APB)));
- clk_dm(JH7110_QSPI_REF_SRC,
- starfive_clk_divider(priv->sys,
- "u0_cdns_qspi_ref_src", "gmacusb_root",
- SYS_OFFSET(JH7110_QSPI_REF_SRC), 5));
- clk_dm(JH7110_QSPI_CLK_REF,
- starfive_clk_composite(priv->sys,
- "u0_cdns_qspi_clk_ref",
- qspi_ref_sels, ARRAY_SIZE(qspi_ref_sels),
- SYS_OFFSET(JH7110_QSPI_CLK_REF), 1, 1, 0));
- /*SDIO*/
- clk_dm(JH7110_SDIO0_CLK_AHB,
- starfive_clk_gate(priv->sys,
- "u0_dw_sdio_clk_ahb", "ahb0",
- SYS_OFFSET(JH7110_SDIO0_CLK_AHB)));
- clk_dm(JH7110_SDIO1_CLK_AHB,
- starfive_clk_gate(priv->sys,
- "u1_dw_sdio_clk_ahb", "ahb0",
- SYS_OFFSET(JH7110_SDIO1_CLK_AHB)));
- clk_dm(JH7110_SDIO0_CLK_SDCARD,
- starfive_clk_fix_parent_composite(priv->sys,
- "u0_dw_sdio_clk_sdcard", "axi_cfg0",
- SYS_OFFSET(JH7110_SDIO0_CLK_SDCARD), 0, 1, 4));
- clk_dm(JH7110_SDIO1_CLK_SDCARD,
- starfive_clk_fix_parent_composite(priv->sys,
- "u1_dw_sdio_clk_sdcard", "axi_cfg0",
- SYS_OFFSET(JH7110_SDIO1_CLK_SDCARD), 0, 1, 4));
- /*STG*/
- clk_dm(JH7110_USB_125M,
- starfive_clk_divider(priv->sys,
- "usb_125m", "gmacusb_root",
- SYS_OFFSET(JH7110_USB_125M), 4));
- /*GMAC1*/
- clk_dm(JH7110_GMAC5_CLK_AHB,
- starfive_clk_gate(priv->sys,
- "u1_dw_gmac5_axi64_clk_ahb", "ahb0",
- SYS_OFFSET(JH7110_GMAC5_CLK_AHB)));
- clk_dm(JH7110_GMAC5_CLK_AXI,
- starfive_clk_gate(priv->sys,
- "u1_dw_gmac5_axi64_clk_axi", "stg_axiahb",
- SYS_OFFSET(JH7110_GMAC5_CLK_AXI)));
- clk_dm(JH7110_GMAC_SRC,
- starfive_clk_divider(priv->sys,
- "gmac_src", "gmacusb_root",
- SYS_OFFSET(JH7110_GMAC_SRC), 3));
- clk_dm(JH7110_GMAC1_GTXCLK,
- starfive_clk_divider(priv->sys,
- "gmac1_gtxclk", "gmacusb_root",
- SYS_OFFSET(JH7110_GMAC1_GTXCLK), 4));
- clk_dm(JH7110_GMAC1_RMII_RTX,
- starfive_clk_divider(priv->sys,
- "gmac1_rmii_rtx", "gmac1_rmii_refin",
- SYS_OFFSET(JH7110_GMAC1_RMII_RTX), 5));
- clk_dm(JH7110_GMAC5_CLK_PTP,
- starfive_clk_gate_divider(priv->sys,
- "u1_dw_gmac5_axi64_clk_ptp", "gmac_src",
- SYS_OFFSET(JH7110_GMAC5_CLK_PTP), 5));
- clk_dm(JH7110_GMAC5_CLK_RMII,
- starfive_clk_fix_factor(priv->sys,
- "u1_dw_gmac5_axi64_clk_rmii",
- "gmac1_rmii_refin", 1, 1));
- clk_dm(JH7110_GMAC5_CLK_TX,
- starfive_clk_composite(priv->sys,
- "u1_dw_gmac5_axi64_clk_tx",
- gmac5_tx_sels, ARRAY_SIZE(gmac5_tx_sels),
- SYS_OFFSET(JH7110_GMAC5_CLK_TX), 1, 1, 0));
- clk_dm(JH7110_GMAC5_CLK_TX_INV,
- starfive_clk_gate_dis(priv->sys,
- "u1_dw_gmac5_axi64_clk_tx_inv",
- "u1_dw_gmac5_axi64_clk_tx",
- SYS_OFFSET(JH7110_GMAC5_CLK_TX_INV)));
- clk_dm(JH7110_GMAC1_GTXC,
- starfive_clk_gate_divider(priv->sys,
- "gmac1_gtxc", "gmac1_gtxclk",
- SYS_OFFSET(JH7110_GMAC1_GTXC), 6));
- /*GMAC0*/
- clk_dm(JH7110_AON_AHB,
- starfive_clk_fix_factor(priv->sys, "aon_ahb",
- "stg_axiahb", 1, 1));
- clk_dm(JH7110_GMAC0_GTXCLK,
- starfive_clk_gate_divider(priv->sys, "gmac0_gtxclk",
- "gmacusb_root", SYS_OFFSET(JH7110_GMAC0_GTXCLK), 4));
- clk_dm(JH7110_GMAC0_PTP,
- starfive_clk_gate_divider(priv->sys, "gmac0_ptp",
- "gmac_src", SYS_OFFSET(JH7110_GMAC0_PTP), 5));
- clk_dm(JH7110_GMAC_PHY,
- starfive_clk_gate_divider(priv->sys, "gmac_phy",
- "gmac_src", SYS_OFFSET(JH7110_GMAC_PHY), 5));
- clk_dm(JH7110_GMAC0_GTXC,
- starfive_clk_gate_divider(priv->sys, "gmac0_gtxc",
- "gmac0_gtxclk", SYS_OFFSET(JH7110_GMAC0_GTXC), 5));
- /*UART0*/
- clk_dm(JH7110_UART0_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u0_dw_uart_clk_apb", "apb0",
- SYS_OFFSET(JH7110_UART0_CLK_APB)));
- clk_dm(JH7110_UART0_CLK_CORE,
- starfive_clk_gate(priv->sys,
- "u0_dw_uart_clk_core", "osc",
- SYS_OFFSET(JH7110_UART0_CLK_CORE)));
- /*UART1*/
- clk_dm(JH7110_UART1_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u1_dw_uart_clk_apb", "apb0",
- SYS_OFFSET(JH7110_UART1_CLK_APB)));
- clk_dm(JH7110_UART1_CLK_CORE,
- starfive_clk_gate(priv->sys,
- "u1_dw_uart_clk_core", "osc",
- SYS_OFFSET(JH7110_UART1_CLK_CORE)));
- /*UART2*/
- clk_dm(JH7110_UART2_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u2_dw_uart_clk_apb", "apb0",
- SYS_OFFSET(JH7110_UART2_CLK_APB)));
- clk_dm(JH7110_UART2_CLK_CORE,
- starfive_clk_gate(priv->sys,
- "u2_dw_uart_clk_core", "osc",
- SYS_OFFSET(JH7110_UART2_CLK_CORE)));
- /*UART3*/
- clk_dm(JH7110_UART3_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u3_dw_uart_clk_apb", "apb0",
- SYS_OFFSET(JH7110_UART3_CLK_APB)));
- clk_dm(JH7110_UART3_CLK_CORE,
- starfive_clk_gate(priv->sys,
- "u3_dw_uart_clk_core", "perh_root",
- SYS_OFFSET(JH7110_UART3_CLK_CORE)));
- /*UART4*/
- clk_dm(JH7110_UART4_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u4_dw_uart_clk_apb", "apb0",
- SYS_OFFSET(JH7110_UART4_CLK_APB)));
- clk_dm(JH7110_UART4_CLK_CORE,
- starfive_clk_gate(priv->sys,
- "u4_dw_uart_clk_core", "perh_root",
- SYS_OFFSET(JH7110_UART4_CLK_CORE)));
- /*UART5*/
- clk_dm(JH7110_UART5_CLK_APB,
- starfive_clk_gate(priv->sys,
- "u5_dw_uart_clk_apb", "apb0",
- SYS_OFFSET(JH7110_UART5_CLK_APB)));
- clk_dm(JH7110_UART5_CLK_CORE,
- starfive_clk_gate(priv->sys,
- "u5_dw_uart_clk_core", "perh_root",
- SYS_OFFSET(JH7110_UART5_CLK_CORE)));
- clk_dm(JH7110_STG_APB,
- starfive_clk_fix_factor(priv->stg,
- "stg_apb", "apb_bus", 1, 1));
- clk_dm(JH7110_HIFI4_CLK_CORE,
- starfive_clk_gate(priv->stg,
- "u0_hifi4_clk_core", "hifi4_core",
- STG_OFFSET(JH7110_HIFI4_CLK_CORE)));
- clk_dm(JH7110_USB0_CLK_USB_APB,
- starfive_clk_gate(priv->stg,
- "u0_cdn_usb_clk_usb_apb", "stg_apb",
- STG_OFFSET(JH7110_USB0_CLK_USB_APB)));
- clk_dm(JH7110_USB0_CLK_UTMI_APB,
- starfive_clk_gate(priv->stg,
- "u0_cdn_usb_clk_utmi_apb", "stg_apb",
- STG_OFFSET(JH7110_USB0_CLK_UTMI_APB)));
- clk_dm(JH7110_USB0_CLK_AXI,
- starfive_clk_gate(priv->stg,
- "u0_cdn_usb_clk_axi", "stg_axiahb",
- STG_OFFSET(JH7110_USB0_CLK_AXI)));
- clk_dm(JH7110_USB0_CLK_LPM,
- starfive_clk_gate_divider(priv->stg,
- "u0_cdn_usb_clk_lpm", "osc",
- STG_OFFSET(JH7110_USB0_CLK_LPM), 2));
- clk_dm(JH7110_USB0_CLK_STB,
- starfive_clk_gate_divider(priv->stg,
- "u0_cdn_usb_clk_stb", "osc",
- STG_OFFSET(JH7110_USB0_CLK_STB), 3));
- clk_dm(JH7110_USB0_CLK_APP_125,
- starfive_clk_gate(priv->stg,
- "u0_cdn_usb_clk_app_125", "usb_125m",
- STG_OFFSET(JH7110_USB0_CLK_APP_125)));
- clk_dm(JH7110_USB0_REFCLK,
- starfive_clk_divider(priv->stg,
- "u0_cdn_usb_refclk", "osc",
- STG_OFFSET(JH7110_USB0_REFCLK), 2));
- /*GMAC1*/
- clk_dm(JH7110_U0_GMAC5_CLK_AHB,
- starfive_clk_gate(priv->aon,
- "u0_dw_gmac5_axi64_clk_ahb", "aon_ahb",
- AON_OFFSET(JH7110_U0_GMAC5_CLK_AHB)));
- clk_dm(JH7110_U0_GMAC5_CLK_AXI,
- starfive_clk_gate(priv->aon,
- "u0_dw_gmac5_axi64_clk_axi", "aon_ahb",
- AON_OFFSET(JH7110_U0_GMAC5_CLK_AXI)));
- clk_dm(JH7110_GMAC0_RMII_RTX,
- starfive_clk_divider(priv->aon,
- "gmac0_rmii_rtx", "gmac0_rmii_refin",
- AON_OFFSET(JH7110_GMAC0_RMII_RTX), 5));
- clk_dm(JH7110_U0_GMAC5_CLK_PTP,
- starfive_clk_fix_factor(priv->aon,
- "u0_dw_gmac5_axi64_clk_ptp",
- "gmac0_ptp", 1, 1));
- clk_dm(JH7110_U0_GMAC5_CLK_TX,
- starfive_clk_composite(priv->aon,
- "u0_dw_gmac5_axi64_clk_tx",
- u0_dw_gmac5_axi64_clk_tx_sels,
- ARRAY_SIZE(u0_dw_gmac5_axi64_clk_tx_sels),
- AON_OFFSET(JH7110_U0_GMAC5_CLK_TX), 1, 1, 0));
- clk_dm(JH7110_U0_GMAC5_CLK_TX_INV,
- starfive_clk_gate_dis(priv->aon,
- "u0_dw_gmac5_axi64_clk_tx_inv",
- "u0_dw_gmac5_axi64_clk_tx",
- AON_OFFSET(JH7110_U0_GMAC5_CLK_TX_INV)));
- clk_dm(JH7110_U0_GMAC5_CLK_RMII,
- starfive_clk_fix_factor(priv->aon,
- "u0_dw_gmac5_axi64_clk_rmii",
- "gmac0_rmii_refin", 1, 1));
- /*otp*/
- clk_dm(JH7110_OTPC_CLK_APB,
- starfive_clk_gate(priv->aon,
- "u0_otpc_clk_apb", "aon_apb",
- AON_OFFSET(JH7110_OTPC_CLK_APB)));
- return 0;
- }
- static int jh7110_clk_probe(struct udevice *dev)
- {
- struct jh7110_clk_priv *priv = dev_get_priv(dev);
- priv->aon = dev_remap_addr_name(dev, "aon");
- if (!priv->aon)
- return -EINVAL;
- priv->sys = dev_remap_addr_name(dev, "sys");
- if (!priv->sys)
- return -EINVAL;
- priv->stg = dev_remap_addr_name(dev, "stg");
- if (!priv->stg)
- return -EINVAL;
- return jh7110_clk_init(dev);
- }
- static const struct udevice_id jh7110_clk_of_match[] = {
- { .compatible = "starfive,jh7110-clkgen" },
- { }
- };
- U_BOOT_DRIVER(jh7110_clk) = {
- .name = "jh7110_clk",
- .id = UCLASS_CLK,
- .of_match = jh7110_clk_of_match,
- .probe = jh7110_clk_probe,
- .ops = &starfive_clk_ops,
- .priv_auto = sizeof(struct jh7110_clk_priv),
- .flags = DM_FLAG_PRE_RELOC,
- };
|