stm32f746-disco_spl_defconfig 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394
  1. CONFIG_ARM=y
  2. CONFIG_ARCH_STM32=y
  3. CONFIG_TEXT_BASE=0x08009000
  4. CONFIG_SYS_MALLOC_LEN=0x100000
  5. CONFIG_SPL_GPIO=y
  6. CONFIG_SPL_LIBCOMMON_SUPPORT=y
  7. CONFIG_SPL_LIBGENERIC_SUPPORT=y
  8. CONFIG_NR_DRAM_BANKS=1
  9. CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
  10. CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x20050000
  11. CONFIG_ENV_SIZE=0x2000
  12. CONFIG_DEFAULT_DEVICE_TREE="stm32f746-disco"
  13. CONFIG_SPL_TEXT_BASE=0x8000000
  14. CONFIG_OF_LIBFDT_OVERLAY=y
  15. CONFIG_SYS_MONITOR_LEN=524288
  16. CONFIG_SPL_SERIAL=y
  17. CONFIG_SPL_DRIVERS_MISC=y
  18. CONFIG_SPL_SIZE_LIMIT=0x9000
  19. CONFIG_STM32F7=y
  20. CONFIG_TARGET_STM32F746_DISCO=y
  21. CONFIG_SPL=y
  22. CONFIG_SYS_LOAD_ADDR=0x8009000
  23. CONFIG_BUILD_TARGET="u-boot-with-spl.bin"
  24. CONFIG_DISTRO_DEFAULTS=y
  25. CONFIG_BOOTDELAY=3
  26. CONFIG_AUTOBOOT_KEYED=y
  27. CONFIG_AUTOBOOT_PROMPT="Hit SPACE in %d seconds to stop autoboot.\n"
  28. CONFIG_AUTOBOOT_STOP_STR=" "
  29. CONFIG_USE_BOOTARGS=y
  30. CONFIG_BOOTARGS="console=ttyS0,115200 earlyprintk consoleblank=0 ignore_loglevel"
  31. # CONFIG_DISPLAY_CPUINFO is not set
  32. CONFIG_BOARD_LATE_INIT=y
  33. CONFIG_SPL_PAD_TO=0x9000
  34. CONFIG_SPL_NO_BSS_LIMIT=y
  35. CONFIG_SPL_BOARD_INIT=y
  36. CONFIG_SPL_SYS_MALLOC_SIMPLE=y
  37. CONFIG_SPL_MTD_SUPPORT=y
  38. CONFIG_SPL_XIP_SUPPORT=y
  39. CONFIG_SYS_SPL_ARGS_ADDR=0x80c0000
  40. CONFIG_SPL_DM_RESET=y
  41. CONFIG_SYS_PROMPT="U-Boot > "
  42. CONFIG_SYS_PBSIZE=1050
  43. CONFIG_CMD_GPT=y
  44. # CONFIG_RANDOM_UUID is not set
  45. CONFIG_CMD_MMC=y
  46. # CONFIG_CMD_SETEXPR is not set
  47. CONFIG_CMD_SNTP=y
  48. CONFIG_CMD_DNS=y
  49. CONFIG_CMD_LINK_LOCAL=y
  50. CONFIG_CMD_BMP=y
  51. CONFIG_CMD_CACHE=y
  52. CONFIG_CMD_TIMER=y
  53. # CONFIG_ISO_PARTITION is not set
  54. CONFIG_OF_CONTROL=y
  55. CONFIG_SPL_OF_CONTROL=y
  56. CONFIG_SYS_RELOC_GD_ENV_ADDR=y
  57. CONFIG_NET_RANDOM_ETHADDR=y
  58. CONFIG_NETCONSOLE=y
  59. CONFIG_SPL_DM=y
  60. CONFIG_SPL_DM_SEQ_ALIAS=y
  61. CONFIG_SPL_OF_TRANSLATE=y
  62. CONFIG_SPL_CLK=y
  63. CONFIG_ARM_PL180_MMCI=y
  64. CONFIG_MTD=y
  65. CONFIG_DM_MTD=y
  66. CONFIG_MTD_NOR_FLASH=y
  67. CONFIG_STM32_FLASH=y
  68. CONFIG_SYS_MAX_FLASH_SECT=8
  69. CONFIG_DM_SPI_FLASH=y
  70. CONFIG_SPI_FLASH_MACRONIX=y
  71. CONFIG_SPI_FLASH_STMICRO=y
  72. CONFIG_PHY_SMSC=y
  73. CONFIG_ETH_DESIGNWARE=y
  74. CONFIG_DW_ALTDESCRIPTOR=y
  75. CONFIG_MII=y
  76. # CONFIG_PINCTRL_FULL is not set
  77. CONFIG_SPL_PINCTRL=y
  78. CONFIG_SPL_RAM=y
  79. CONFIG_SPECIFY_CONSOLE_INDEX=y
  80. CONFIG_SPI=y
  81. CONFIG_DM_SPI=y
  82. CONFIG_STM32_QSPI=y
  83. CONFIG_SPL_TIMER=y
  84. CONFIG_VIDEO=y
  85. CONFIG_BACKLIGHT_GPIO=y
  86. CONFIG_VIDEO_STM32=y
  87. CONFIG_VIDEO_STM32_MAX_XRES=480
  88. CONFIG_VIDEO_STM32_MAX_YRES=640
  89. CONFIG_SPLASH_SCREEN=y
  90. CONFIG_SPLASH_SCREEN_ALIGN=y
  91. CONFIG_VIDEO_BMP_RLE8=y
  92. CONFIG_BMP_16BPP=y
  93. CONFIG_BMP_24BPP=y
  94. CONFIG_BMP_32BPP=y