soquartz-cm4-rk3566_defconfig 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. CONFIG_ARM=y
  2. CONFIG_SKIP_LOWLEVEL_INIT=y
  3. CONFIG_COUNTER_FREQUENCY=24000000
  4. CONFIG_ARCH_ROCKCHIP=y
  5. CONFIG_TEXT_BASE=0x00a00000
  6. CONFIG_SPL_LIBCOMMON_SUPPORT=y
  7. CONFIG_SPL_LIBGENERIC_SUPPORT=y
  8. CONFIG_NR_DRAM_BANKS=2
  9. CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
  10. CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xc00000
  11. CONFIG_DEFAULT_DEVICE_TREE="rk3566-soquartz-cm4"
  12. CONFIG_ROCKCHIP_RK3568=y
  13. CONFIG_SPL_ROCKCHIP_COMMON_BOARD=y
  14. CONFIG_SPL_SERIAL=y
  15. CONFIG_SPL_STACK_R_ADDR=0x600000
  16. CONFIG_TARGET_QUARTZ64_RK3566=y
  17. CONFIG_SPL_STACK=0x400000
  18. CONFIG_DEBUG_UART_BASE=0xFE660000
  19. CONFIG_DEBUG_UART_CLOCK=24000000
  20. CONFIG_SYS_LOAD_ADDR=0xc00800
  21. CONFIG_PCI=y
  22. CONFIG_DEBUG_UART=y
  23. CONFIG_AHCI=y
  24. CONFIG_FIT=y
  25. CONFIG_FIT_VERBOSE=y
  26. CONFIG_SPL_FIT_SIGNATURE=y
  27. CONFIG_SPL_LOAD_FIT=y
  28. CONFIG_LEGACY_IMAGE_FORMAT=y
  29. CONFIG_DEFAULT_FDT_FILE="rockchip/rk3566-soquartz-cm4.dtb"
  30. # CONFIG_DISPLAY_CPUINFO is not set
  31. CONFIG_DISPLAY_BOARDINFO_LATE=y
  32. CONFIG_SPL_MAX_SIZE=0x40000
  33. CONFIG_SPL_PAD_TO=0x7f8000
  34. CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
  35. CONFIG_SPL_BSS_START_ADDR=0x4000000
  36. CONFIG_SPL_BSS_MAX_SIZE=0x4000
  37. # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
  38. # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
  39. CONFIG_SPL_STACK_R=y
  40. CONFIG_SPL_ATF=y
  41. CONFIG_CMD_GPIO=y
  42. CONFIG_CMD_GPT=y
  43. CONFIG_CMD_I2C=y
  44. CONFIG_CMD_MMC=y
  45. CONFIG_CMD_PCI=y
  46. CONFIG_CMD_USB=y
  47. # CONFIG_CMD_SETEXPR is not set
  48. CONFIG_CMD_PMIC=y
  49. CONFIG_CMD_REGULATOR=y
  50. # CONFIG_SPL_DOS_PARTITION is not set
  51. CONFIG_SPL_OF_CONTROL=y
  52. CONFIG_OF_LIVE=y
  53. CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
  54. CONFIG_SPL_DM_SEQ_ALIAS=y
  55. CONFIG_SPL_REGMAP=y
  56. CONFIG_SPL_SYSCON=y
  57. CONFIG_SCSI_AHCI=y
  58. CONFIG_AHCI_PCI=y
  59. CONFIG_SPL_CLK=y
  60. CONFIG_GPIO_HOG=y
  61. CONFIG_ROCKCHIP_GPIO=y
  62. CONFIG_SYS_I2C_ROCKCHIP=y
  63. CONFIG_MISC=y
  64. CONFIG_SUPPORT_EMMC_RPMB=y
  65. CONFIG_MMC_DW=y
  66. CONFIG_MMC_DW_ROCKCHIP=y
  67. CONFIG_MMC_SDHCI=y
  68. CONFIG_MMC_SDHCI_SDMA=y
  69. CONFIG_MMC_SDHCI_ROCKCHIP=y
  70. CONFIG_NVME_PCI=y
  71. CONFIG_PCIE_DW_ROCKCHIP=y
  72. CONFIG_PHY_ROCKCHIP_INNO_USB2=y
  73. CONFIG_PHY_ROCKCHIP_NANENG_COMBOPHY=y
  74. CONFIG_SPL_PINCTRL=y
  75. CONFIG_DM_PMIC=y
  76. CONFIG_PMIC_RK8XX=y
  77. CONFIG_REGULATOR_RK8XX=y
  78. CONFIG_PWM_ROCKCHIP=y
  79. CONFIG_SPL_RAM=y
  80. CONFIG_SCSI=y
  81. CONFIG_DM_SCSI=y
  82. CONFIG_BAUDRATE=1500000
  83. CONFIG_DEBUG_UART_SHIFT=2
  84. CONFIG_SYS_NS16550_MEM32=y
  85. CONFIG_SYSRESET=y
  86. CONFIG_USB=y
  87. CONFIG_USB_XHCI_HCD=y
  88. CONFIG_USB_DWC3=y
  89. CONFIG_USB_DWC3_GENERIC=y
  90. CONFIG_ERRNO_STR=y