nand_boot_fsl_elbc.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153
  1. /*
  2. * NAND boot for Freescale Enhanced Local Bus Controller, Flash Control Machine
  3. *
  4. * (C) Copyright 2006-2008
  5. * Stefan Roese, DENX Software Engineering, sr@denx.de.
  6. *
  7. * Copyright (c) 2008 Freescale Semiconductor, Inc.
  8. * Author: Scott Wood <scottwood@freescale.com>
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #include <common.h>
  26. #include <asm/io.h>
  27. #include <asm/immap_83xx.h>
  28. #include <asm/fsl_lbc.h>
  29. #include <linux/mtd/nand.h>
  30. #define WINDOW_SIZE 8192
  31. static void nand_wait(void)
  32. {
  33. fsl_lbus_t *regs = (fsl_lbus_t *)(CONFIG_SYS_IMMR + 0x5000);
  34. for (;;) {
  35. uint32_t status = in_be32(&regs->ltesr);
  36. if (status == 1)
  37. return;
  38. if (status & 1) {
  39. puts("read failed (ltesr)\n");
  40. for (;;);
  41. }
  42. }
  43. }
  44. static void nand_load(unsigned int offs, int uboot_size, uchar *dst)
  45. {
  46. fsl_lbus_t *regs = (fsl_lbus_t *)(CONFIG_SYS_IMMR + 0x5000);
  47. uchar *buf = (uchar *)CONFIG_SYS_NAND_BASE;
  48. int large = in_be32(&regs->bank[0].or) & OR_FCM_PGS;
  49. int block_shift = large ? 17 : 14;
  50. int block_size = 1 << block_shift;
  51. int page_size = large ? 2048 : 512;
  52. int bad_marker = large ? page_size + 0 : page_size + 5;
  53. int fmr = (15 << FMR_CWTO_SHIFT) | (2 << FMR_AL_SHIFT) | 2;
  54. int pos = 0;
  55. if (offs & (block_size - 1)) {
  56. puts("bad offset\n");
  57. for (;;);
  58. }
  59. if (large) {
  60. fmr |= FMR_ECCM;
  61. out_be32(&regs->fcr, (NAND_CMD_READ0 << FCR_CMD0_SHIFT) |
  62. (NAND_CMD_READSTART << FCR_CMD1_SHIFT));
  63. out_be32(&regs->fir,
  64. (FIR_OP_CW0 << FIR_OP0_SHIFT) |
  65. (FIR_OP_CA << FIR_OP1_SHIFT) |
  66. (FIR_OP_PA << FIR_OP2_SHIFT) |
  67. (FIR_OP_CW1 << FIR_OP3_SHIFT) |
  68. (FIR_OP_RBW << FIR_OP4_SHIFT));
  69. } else {
  70. out_be32(&regs->fcr, NAND_CMD_READ0 << FCR_CMD0_SHIFT);
  71. out_be32(&regs->fir,
  72. (FIR_OP_CW0 << FIR_OP0_SHIFT) |
  73. (FIR_OP_CA << FIR_OP1_SHIFT) |
  74. (FIR_OP_PA << FIR_OP2_SHIFT) |
  75. (FIR_OP_RBW << FIR_OP3_SHIFT));
  76. }
  77. out_be32(&regs->fbcr, 0);
  78. clrsetbits_be32(&regs->bank[0].br, BR_DECC, BR_DECC_CHK_GEN);
  79. while (pos < uboot_size) {
  80. int i = 0;
  81. out_be32(&regs->fbar, offs >> block_shift);
  82. do {
  83. int j;
  84. unsigned int page_offs = (offs & (block_size - 1)) << 1;
  85. out_be32(&regs->ltesr, ~0);
  86. out_be32(&regs->lteatr, 0);
  87. out_be32(&regs->fpar, page_offs);
  88. out_be32(&regs->fmr, fmr);
  89. out_be32(&regs->lsor, 0);
  90. nand_wait();
  91. page_offs %= WINDOW_SIZE;
  92. /*
  93. * If either of the first two pages are marked bad,
  94. * continue to the next block.
  95. */
  96. if (i++ < 2 && buf[page_offs + bad_marker] != 0xff) {
  97. puts("skipping\n");
  98. offs = (offs + block_size) & ~(block_size - 1);
  99. pos &= ~(block_size - 1);
  100. break;
  101. }
  102. for (j = 0; j < page_size; j++)
  103. dst[pos + j] = buf[page_offs + j];
  104. pos += page_size;
  105. offs += page_size;
  106. } while (offs & (block_size - 1));
  107. }
  108. }
  109. /*
  110. * The main entry for NAND booting. It's necessary that SDRAM is already
  111. * configured and available since this code loads the main U-Boot image
  112. * from NAND into SDRAM and starts it from there.
  113. */
  114. void nand_boot(void)
  115. {
  116. __attribute__((noreturn)) void (*uboot)(void);
  117. /*
  118. * Load U-Boot image from NAND into RAM
  119. */
  120. nand_load(CONFIG_SYS_NAND_U_BOOT_OFFS, CONFIG_SYS_NAND_U_BOOT_SIZE,
  121. (uchar *)CONFIG_SYS_NAND_U_BOOT_DST);
  122. /*
  123. * Jump to U-Boot image
  124. */
  125. puts("transfering control\n");
  126. /*
  127. * Clean d-cache and invalidate i-cache, to
  128. * make sure that no stale data is executed.
  129. */
  130. flush_cache(CONFIG_SYS_NAND_U_BOOT_DST, CONFIG_SYS_NAND_U_BOOT_SIZE);
  131. uboot = (void *)CONFIG_SYS_NAND_U_BOOT_START;
  132. uboot();
  133. }