theadorable.h 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
  4. */
  5. #ifndef _CONFIG_THEADORABLE_H
  6. #define _CONFIG_THEADORABLE_H
  7. /*
  8. * High Level Configuration Options (easy to change)
  9. */
  10. /*
  11. * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
  12. * for DDR ECC byte filling in the SPL before loading the main
  13. * U-Boot into it.
  14. */
  15. /*
  16. * The debugging version enables USB support via defconfig.
  17. * This version should also enable all other non-production
  18. * interfaces / features.
  19. */
  20. /* I2C */
  21. #define CONFIG_SYS_I2C_LEGACY
  22. #define CONFIG_SYS_I2C_MVTWSI
  23. #define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
  24. #define CONFIG_I2C_MVTWSI_BASE1 MVEBU_TWSI1_BASE
  25. #define CONFIG_SYS_I2C_SLAVE 0x0
  26. #define CONFIG_SYS_I2C_SPEED 100000
  27. /* USB/EHCI configuration */
  28. #define CONFIG_EHCI_IS_TDI
  29. #define CONFIG_USB_MAX_CONTROLLER_COUNT 3
  30. /* Environment in SPI NOR flash */
  31. #define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
  32. /* Keep device tree and initrd in lower memory so the kernel can access them */
  33. #define CONFIG_EXTRA_ENV_SETTINGS \
  34. "fdt_high=0x10000000\0" \
  35. "initrd_high=0x10000000\0"
  36. /* SATA support */
  37. #define CONFIG_SYS_SATA_MAX_DEVICE 1
  38. #define CONFIG_LBA48
  39. /* Enable LCD and reserve 512KB from top of memory*/
  40. #define CONFIG_SYS_MEM_TOP_HIDE 0x80000
  41. /* FPGA programming support */
  42. #define CONFIG_FPGA_STRATIX_V
  43. /*
  44. * Bootcounter
  45. */
  46. /* Max size of RAM minus BOOTCOUNT_ADDR is the bootcounter address */
  47. #define BOOTCOUNT_ADDR 0x1000
  48. /*
  49. * mv-common.h should be defined after CMD configs since it used them
  50. * to enable certain macros
  51. */
  52. #include "mv-common.h"
  53. /*
  54. * Memory layout while starting into the bin_hdr via the
  55. * BootROM:
  56. *
  57. * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
  58. * 0x4000.4030 bin_hdr start address
  59. * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
  60. * 0x4007.fffc BootROM stack top
  61. *
  62. * The address space between 0x4007.fffc and 0x400f.fff is not locked in
  63. * L2 cache thus cannot be used.
  64. */
  65. /* SPL */
  66. /* Defines for SPL */
  67. #define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
  68. #define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
  69. #define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
  70. #ifdef CONFIG_SPL_BUILD
  71. #define CONFIG_SYS_MALLOC_SIMPLE
  72. #endif
  73. #define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
  74. #define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
  75. /* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
  76. #define CONFIG_DDR_FIXED_SIZE (2 << 20) /* 2GiB */
  77. #endif /* _CONFIG_THEADORABLE_H */