maxbcm.h 1.8 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2014 Stefan Roese <sr@denx.de>
  4. */
  5. #ifndef _CONFIG_DB_MV7846MP_GP_H
  6. #define _CONFIG_DB_MV7846MP_GP_H
  7. /*
  8. * High Level Configuration Options (easy to change)
  9. */
  10. /*
  11. * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
  12. * for DDR ECC byte filling in the SPL before loading the main
  13. * U-Boot into it.
  14. */
  15. /* I2C */
  16. #define CONFIG_SYS_I2C_LEGACY
  17. #define CONFIG_SYS_I2C_MVTWSI
  18. #define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
  19. #define CONFIG_SYS_I2C_SLAVE 0x0
  20. #define CONFIG_SYS_I2C_SPEED 100000
  21. /* SPI NOR flash default params, used by sf commands */
  22. /* Environment in SPI NOR flash */
  23. #define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
  24. /*
  25. * mv-common.h should be defined after CMD configs since it used them
  26. * to enable certain macros
  27. */
  28. #include "mv-common.h"
  29. /*
  30. * Memory layout while starting into the bin_hdr via the
  31. * BootROM:
  32. *
  33. * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
  34. * 0x4000.4030 bin_hdr start address
  35. * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
  36. * 0x4007.fffc BootROM stack top
  37. *
  38. * The address space between 0x4007.fffc and 0x400f.fff is not locked in
  39. * L2 cache thus cannot be used.
  40. */
  41. /* SPL */
  42. /* Defines for SPL */
  43. #define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
  44. #define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
  45. #define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
  46. #ifdef CONFIG_SPL_BUILD
  47. #define CONFIG_SYS_MALLOC_SIMPLE
  48. #endif
  49. #define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
  50. #define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
  51. /* SPL related SPI defines */
  52. /* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
  53. #define CONFIG_DDR_FIXED_SIZE (1 << 20) /* 1GiB */
  54. #define CONFIG_BOARD_ECC_SUPPORT /* this board supports ECC */
  55. #endif /* _CONFIG_DB_MV7846MP_GP_H */