lager.h 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * include/configs/lager.h
  4. * This file is lager board configuration.
  5. *
  6. * Copyright (C) 2013, 2014 Renesas Electronics Corporation
  7. */
  8. #ifndef __LAGER_H
  9. #define __LAGER_H
  10. #include "rcar-gen2-common.h"
  11. #define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
  12. #define STACK_AREA_SIZE 0x00100000
  13. #define LOW_LEVEL_MERAM_STACK \
  14. (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
  15. /* MEMORY */
  16. #define RCAR_GEN2_SDRAM_BASE 0x40000000
  17. #define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
  18. #define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
  19. /* SH Ether */
  20. #define CONFIG_SH_ETHER_USE_PORT 0
  21. #define CONFIG_SH_ETHER_PHY_ADDR 0x1
  22. #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
  23. #define CONFIG_SH_ETHER_CACHE_WRITEBACK
  24. #define CONFIG_SH_ETHER_CACHE_INVALIDATE
  25. #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
  26. #define CONFIG_BITBANGMII_MULTI
  27. /* Board Clock */
  28. #define RMOBILE_XTAL_CLK 20000000u
  29. #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
  30. #define CONFIG_EXTRA_ENV_SETTINGS \
  31. "bootm_size=0x10000000\0"
  32. /* SPL support */
  33. #define CONFIG_SPL_STACK 0xe6340000
  34. #define CONFIG_SPL_MAX_SIZE 0x4000
  35. #ifdef CONFIG_SPL_BUILD
  36. #define CONFIG_CONS_SCIF0
  37. #define CONFIG_SH_SCIF_CLK_FREQ 65000000
  38. #endif
  39. #endif /* __LAGER_H */