db-mv784mp-gp.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2014-2015 Stefan Roese <sr@denx.de>
  4. */
  5. #ifndef _CONFIG_DB_MV7846MP_GP_H
  6. #define _CONFIG_DB_MV7846MP_GP_H
  7. /*
  8. * High Level Configuration Options (easy to change)
  9. */
  10. #define CONFIG_DB_784MP_GP /* Board target name for DDR training */
  11. /*
  12. * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
  13. * for DDR ECC byte filling in the SPL before loading the main
  14. * U-Boot into it.
  15. */
  16. /* I2C */
  17. #define CONFIG_SYS_I2C_LEGACY
  18. #define CONFIG_SYS_I2C_MVTWSI
  19. #define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
  20. #define CONFIG_SYS_I2C_SLAVE 0x0
  21. #define CONFIG_SYS_I2C_SPEED 100000
  22. /* USB/EHCI configuration */
  23. #define CONFIG_EHCI_IS_TDI
  24. #define CONFIG_USB_MAX_CONTROLLER_COUNT 3
  25. /* Environment in SPI NOR flash */
  26. #define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
  27. /* SATA support */
  28. #define CONFIG_SYS_SATA_MAX_DEVICE 2
  29. #define CONFIG_LBA48
  30. /* PCIe support */
  31. #ifndef CONFIG_SPL_BUILD
  32. #define CONFIG_PCI_SCAN_SHOW
  33. #endif
  34. /* NAND */
  35. #define CONFIG_SYS_NAND_ONFI_DETECTION
  36. /*
  37. * mv-common.h should be defined after CMD configs since it used them
  38. * to enable certain macros
  39. */
  40. #include "mv-common.h"
  41. /*
  42. * Memory layout while starting into the bin_hdr via the
  43. * BootROM:
  44. *
  45. * 0x4000.4000 - 0x4003.4000 headers space (192KiB)
  46. * 0x4000.4030 bin_hdr start address
  47. * 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
  48. * 0x4007.fffc BootROM stack top
  49. *
  50. * The address space between 0x4007.fffc and 0x400f.fff is not locked in
  51. * L2 cache thus cannot be used.
  52. */
  53. /* SPL */
  54. /* Defines for SPL */
  55. #define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
  56. #define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
  57. #define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
  58. #ifdef CONFIG_SPL_BUILD
  59. #define CONFIG_SYS_MALLOC_SIMPLE
  60. #endif
  61. #define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
  62. #define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
  63. /* Enable DDR support in SPL (DDR3 training from Marvell bin_hdr) */
  64. #define CONFIG_SPD_EEPROM 0x4e
  65. #define CONFIG_BOARD_ECC_SUPPORT /* this board supports ECC */
  66. #endif /* _CONFIG_DB_MV7846MP_GP_H */