imximage.cfg 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright (C) 2015 Freescale Semiconductor, Inc.
  4. * 2015 Toradex AG
  5. *
  6. * Refer doc/README.imximage for more details about how-to configure
  7. * and create imximage boot image
  8. *
  9. * The syntax is taken as close as possible with the kwbimage
  10. */
  11. #define __ASSEMBLY__
  12. #include <config.h>
  13. /* image version */
  14. IMAGE_VERSION 2
  15. /*
  16. * Boot Device : sd
  17. */
  18. BOOT_FROM sd
  19. /*
  20. * Secure boot support
  21. */
  22. #ifdef CONFIG_IMX_HAB
  23. CSF CONFIG_CSF_SIZE
  24. #endif
  25. /*
  26. * Device Configuration Data (DCD)
  27. *
  28. * Each entry must have the format:
  29. * Addr-type Address Value
  30. *
  31. * where:
  32. * Addr-type register length (1,2 or 4 bytes)
  33. * Address absolute address of the register
  34. * value value to be stored in the register
  35. */
  36. /* IOMUXC_GPR_GPR1 */
  37. DATA 4 0x30340004 0x4F400005
  38. /* DDR3L */
  39. /* assuming MEMC_FREQ_RATIO = 2 */
  40. /* SRC_DDRC_RCR */
  41. DATA 4 0x30391000 0x00000002
  42. /* DDRC_MSTR */
  43. DATA 4 0x307a0000 0x01040001
  44. /* DDRC_DFIUPD0 */
  45. DATA 4 0x307a01a0 0x80400003
  46. /* DDRC_DFIUPD1 */
  47. DATA 4 0x307a01a4 0x00100020
  48. /* DDRC_DFIUPD2 */
  49. DATA 4 0x307a01a8 0x80100004
  50. /* DDRC_RFSHTMG */
  51. DATA 4 0x307a0064 0x00400046
  52. /* DDRC_MP_PCTRL_0 */
  53. DATA 4 0x307a0490 0x00000001
  54. /* DDRC_INIT0 */
  55. DATA 4 0x307a00d0 0x00020083
  56. /* DDRC_INIT1 */
  57. DATA 4 0x307a00d4 0x00690000
  58. /* DDRC_INIT3 MR0/MR1 */
  59. DATA 4 0x307a00dc 0x09300004
  60. /* DDRC_INIT4 MR2/MR3 */
  61. DATA 4 0x307a00e0 0x04480000
  62. /* DDRC_INIT5 */
  63. DATA 4 0x307a00e4 0x00100004
  64. /* DDRC_RANKCTL */
  65. DATA 4 0x307a00f4 0x0000033f
  66. /* DDRC_DRAMTMG0 */
  67. DATA 4 0x307a0100 0x0910090a
  68. /* DDRC_DRAMTMG1 */
  69. DATA 4 0x307a0104 0x000d020e
  70. /* DDRC_DRAMTMG2 */
  71. DATA 4 0x307a0108 0x03040307
  72. /* DDRC_DRAMTMG3 */
  73. DATA 4 0x307a010c 0x00002006
  74. /* DDRC_DRAMTMG4 */
  75. DATA 4 0x307a0110 0x04020204
  76. /* DDRC_DRAMTMG5 */
  77. DATA 4 0x307a0114 0x03030202
  78. /* DDRC_DRAMTMG8 */
  79. DATA 4 0x307a0120 0x00000803
  80. /* DDRC_ZQCTL0 */
  81. DATA 4 0x307a0180 0x00800020
  82. /* DDRC_ZQCTL1 */
  83. DATA 4 0x307a0184 0x02001000
  84. /* DDRC_DFITMG0 */
  85. DATA 4 0x307a0190 0x02098204
  86. /* DDRC_DFITMG1 */
  87. DATA 4 0x307a0194 0x00030303
  88. /* DDRC_ADDRMAP0 */
  89. DATA 4 0x307a0200 0x0000001f
  90. /* DDRC_ADDRMAP1 */
  91. DATA 4 0x307a0204 0x00080808
  92. /* DDRC_ADDRMAP5 */
  93. DATA 4 0x307a0214 0x07070707
  94. /* DDRC_ADDRMAP6 */
  95. DATA 4 0x307a0218 0x07070707
  96. /* DDRC_ODTCFG */
  97. DATA 4 0x307a0240 0x06000601
  98. /* DDRC_ODTMAP */
  99. DATA 4 0x307a0244 0x00000001
  100. /* SRC_DDRC_RCR */
  101. DATA 4 0x30391000 0x00000000
  102. /* DDR_PHY_PHY_CON0 */
  103. DATA 4 0x30790000 0x17420f40
  104. /* DDR_PHY_PHY_CON1 */
  105. DATA 4 0x30790004 0x10210100
  106. /* DDR_PHY_PHY_CON4 */
  107. DATA 4 0x30790010 0x00060807
  108. /* DDR_PHY_MDLL_CON0 */
  109. DATA 4 0x307900b0 0x1010007e
  110. /* DDR_PHY_DRVDS_CON0 */
  111. DATA 4 0x3079009c 0x00000d6e
  112. /* DDR_PHY_OFFSET_RD_CON0 */
  113. DATA 4 0x30790020 0x08080808
  114. /* DDR_PHY_OFFSET_WR_CON0 */
  115. DATA 4 0x30790030 0x08080808
  116. /* DDR_PHY_CMD_SDLL_CON0 */
  117. DATA 4 0x30790050 0x01000010
  118. DATA 4 0x30790050 0x00000010
  119. /* DDR_PHY_ZQ_CON0 */
  120. DATA 4 0x307900c0 0x0e407304
  121. DATA 4 0x307900c0 0x0e447304
  122. DATA 4 0x307900c0 0x0e447306
  123. /* DDR_PHY_ZQ_CON1 */
  124. CHECK_BITS_SET 4 0x307900c4 0x1
  125. /* DDR_PHY_ZQ_CON0 */
  126. DATA 4 0x307900c0 0x0e447304
  127. DATA 4 0x307900c0 0x0e407304
  128. /* CCM_CCGRn */
  129. DATA 4 0x30384130 0x00000000
  130. /* IOMUXC_GPR_GPR8 */
  131. DATA 4 0x30340020 0x00000178
  132. /* CCM_CCGRn */
  133. DATA 4 0x30384130 0x00000002
  134. /* DDR_PHY_LP_CON0 */
  135. DATA 4 0x30790018 0x0000000f
  136. /* DDRC_STAT */
  137. CHECK_BITS_SET 4 0x307a0004 0x1