imx8mn_evk.h 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2018 NXP
  4. */
  5. #ifndef __IMX8MN_EVK_H
  6. #define __IMX8MN_EVK_H
  7. #include <linux/sizes.h>
  8. #include <linux/stringify.h>
  9. #include <asm/arch/imx-regs.h>
  10. #define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
  11. #define CONFIG_SPL_MAX_SIZE (148 * 1024)
  12. #define CONFIG_SYS_MONITOR_LEN SZ_512K
  13. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
  14. #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300
  15. #define CONFIG_SYS_UBOOT_BASE \
  16. (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
  17. #ifdef CONFIG_SPL_BUILD
  18. #define CONFIG_SPL_STACK 0x980000
  19. #define CONFIG_SPL_BSS_START_ADDR 0x950000
  20. #define CONFIG_SPL_BSS_MAX_SIZE SZ_8K /* 8 KB */
  21. #define CONFIG_SYS_SPL_MALLOC_START 0x42200000
  22. #define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */
  23. /* For RAW image gives a error info not panic */
  24. #define CONFIG_SPL_ABORT_ON_RAW_IMAGE
  25. #endif
  26. #ifndef CONFIG_SPL_BUILD
  27. #define BOOT_TARGET_DEVICES(func) \
  28. func(MMC, mmc, 1) \
  29. func(MMC, mmc, 2) \
  30. func(DHCP, dhcp, na)
  31. #include <config_distro_bootcmd.h>
  32. #endif
  33. /* Initial environment variables */
  34. #define CONFIG_EXTRA_ENV_SETTINGS \
  35. "image=Image\0" \
  36. BOOTENV \
  37. "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
  38. "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
  39. "console=ttymxc1,115200\0" \
  40. "fdt_addr_r=0x43000000\0" \
  41. "boot_fit=no\0" \
  42. "fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
  43. "initrd_addr=0x43800000\0" \
  44. "bootm_size=0x10000000\0" \
  45. "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
  46. "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
  47. /* Link Definitions */
  48. #define CONFIG_LOADADDR 0x40480000
  49. #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
  50. #define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
  51. #define CONFIG_SYS_INIT_RAM_SIZE 0x200000
  52. #define CONFIG_SYS_INIT_SP_OFFSET \
  53. (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  54. #define CONFIG_SYS_INIT_SP_ADDR \
  55. (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
  56. #define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
  57. /* Size of malloc() pool */
  58. #define CONFIG_SYS_MALLOC_LEN SZ_32M
  59. #define CONFIG_SYS_SDRAM_BASE 0x40000000
  60. #define PHYS_SDRAM 0x40000000
  61. #define PHYS_SDRAM_SIZE 0x80000000 /* 2GB DDR */
  62. #define CONFIG_MXC_UART_BASE UART2_BASE_ADDR
  63. /* Monitor Command Prompt */
  64. #define CONFIG_SYS_CBSIZE 2048
  65. #define CONFIG_SYS_MAXARGS 64
  66. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
  67. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  68. sizeof(CONFIG_SYS_PROMPT) + 16)
  69. /* USDHC */
  70. #define CONFIG_FSL_USDHC
  71. #define CONFIG_SYS_FSL_USDHC_NUM 2
  72. #define CONFIG_SYS_FSL_ESDHC_ADDR 0
  73. #define CONFIG_SYS_MMC_IMG_LOAD_PART 1
  74. #define CONFIG_SYS_I2C_SPEED 100000
  75. #endif