hifive-unleashed-a00.dts 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /* Copyright (c) 2018-2019 SiFive, Inc */
  3. #include "fu540-c000.dtsi"
  4. #include <dt-bindings/gpio/gpio.h>
  5. /* Clock frequency (in Hz) of the PCB crystal for rtcclk */
  6. #define RTCCLK_FREQ 1000000
  7. / {
  8. #address-cells = <2>;
  9. #size-cells = <2>;
  10. model = "SiFive HiFive Unleashed A00";
  11. compatible = "sifive,hifive-unleashed-a00", "sifive,fu540-c000";
  12. chosen {
  13. stdout-path = "serial0";
  14. };
  15. cpus {
  16. timebase-frequency = <RTCCLK_FREQ>;
  17. };
  18. memory@80000000 {
  19. device_type = "memory";
  20. reg = <0x0 0x80000000 0x2 0x00000000>;
  21. };
  22. soc {
  23. };
  24. hfclk: hfclk {
  25. #clock-cells = <0>;
  26. compatible = "fixed-clock";
  27. clock-frequency = <33333333>;
  28. clock-output-names = "hfclk";
  29. };
  30. rtcclk: rtcclk {
  31. #clock-cells = <0>;
  32. compatible = "fixed-clock";
  33. clock-frequency = <RTCCLK_FREQ>;
  34. clock-output-names = "rtcclk";
  35. };
  36. gpio-restart {
  37. compatible = "gpio-restart";
  38. gpios = <&gpio 10 GPIO_ACTIVE_LOW>;
  39. };
  40. };
  41. &uart0 {
  42. status = "okay";
  43. };
  44. &uart1 {
  45. status = "okay";
  46. };
  47. &i2c0 {
  48. status = "okay";
  49. };
  50. &qspi0 {
  51. status = "okay";
  52. flash@0 {
  53. compatible = "issi,is25wp256", "jedec,spi-nor";
  54. reg = <0>;
  55. spi-max-frequency = <50000000>;
  56. m25p,fast-read;
  57. spi-tx-bus-width = <4>;
  58. spi-rx-bus-width = <4>;
  59. };
  60. };
  61. &qspi2 {
  62. status = "okay";
  63. mmc@0 {
  64. compatible = "mmc-spi-slot";
  65. reg = <0>;
  66. spi-max-frequency = <20000000>;
  67. voltage-ranges = <3300 3300>;
  68. disable-wp;
  69. };
  70. };
  71. &eth0 {
  72. status = "okay";
  73. phy-mode = "gmii";
  74. phy-handle = <&phy0>;
  75. phy0: ethernet-phy@0 {
  76. reg = <0>;
  77. };
  78. };
  79. &pwm0 {
  80. status = "okay";
  81. };
  82. &pwm1 {
  83. status = "okay";
  84. };
  85. &gpio {
  86. status = "okay";
  87. };