zynq-common.h 9.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352
  1. /*
  2. * (C) Copyright 2012 Michal Simek <monstr@monstr.eu>
  3. * (C) Copyright 2013 Xilinx, Inc.
  4. *
  5. * Common configuration options for all Zynq boards.
  6. *
  7. * SPDX-License-Identifier: GPL-2.0+
  8. */
  9. #ifndef __CONFIG_ZYNQ_COMMON_H
  10. #define __CONFIG_ZYNQ_COMMON_H
  11. /* CPU clock */
  12. #ifndef CONFIG_CPU_FREQ_HZ
  13. # define CONFIG_CPU_FREQ_HZ 800000000
  14. #endif
  15. /* Cache options */
  16. #define CONFIG_SYS_L2CACHE_OFF
  17. #ifndef CONFIG_SYS_L2CACHE_OFF
  18. # define CONFIG_SYS_L2_PL310
  19. # define CONFIG_SYS_PL310_BASE 0xf8f02000
  20. #endif
  21. #define ZYNQ_SCUTIMER_BASEADDR 0xF8F00600
  22. #define CONFIG_SYS_TIMERBASE ZYNQ_SCUTIMER_BASEADDR
  23. #define CONFIG_SYS_TIMER_COUNTS_DOWN
  24. #define CONFIG_SYS_TIMER_COUNTER (CONFIG_SYS_TIMERBASE + 0x4)
  25. /* Serial drivers */
  26. /* The following table includes the supported baudrates */
  27. #define CONFIG_SYS_BAUDRATE_TABLE \
  28. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
  29. #define CONFIG_ARM_DCC
  30. #define CONFIG_ZYNQ_SERIAL
  31. /* Ethernet driver */
  32. #if defined(CONFIG_ZYNQ_GEM)
  33. # define CONFIG_MII
  34. # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
  35. # define CONFIG_PHY_MARVELL
  36. # define CONFIG_PHY_REALTEK
  37. # define CONFIG_PHY_XILINX
  38. # define CONFIG_BOOTP_BOOTPATH
  39. # define CONFIG_BOOTP_GATEWAY
  40. # define CONFIG_BOOTP_HOSTNAME
  41. # define CONFIG_BOOTP_MAY_FAIL
  42. #endif
  43. /* SPI */
  44. #ifdef CONFIG_ZYNQ_SPI
  45. #endif
  46. /* QSPI */
  47. #ifdef CONFIG_ZYNQ_QSPI
  48. # define CONFIG_SF_DEFAULT_SPEED 30000000
  49. # define CONFIG_SPI_FLASH_ISSI
  50. #endif
  51. /* NOR */
  52. #ifdef CONFIG_MTD_NOR_FLASH
  53. # define CONFIG_SYS_FLASH_BASE 0xE2000000
  54. # define CONFIG_SYS_FLASH_SIZE (16 * 1024 * 1024)
  55. # define CONFIG_SYS_MAX_FLASH_BANKS 1
  56. # define CONFIG_SYS_MAX_FLASH_SECT 512
  57. # define CONFIG_SYS_FLASH_ERASE_TOUT 1000
  58. # define CONFIG_SYS_FLASH_WRITE_TOUT 5000
  59. # define CONFIG_FLASH_SHOW_PROGRESS 10
  60. # define CONFIG_SYS_FLASH_CFI
  61. # undef CONFIG_SYS_FLASH_EMPTY_INFO
  62. # define CONFIG_FLASH_CFI_DRIVER
  63. # undef CONFIG_SYS_FLASH_PROTECTION
  64. # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
  65. #endif
  66. #ifdef CONFIG_NAND_ZYNQ
  67. #define CONFIG_CMD_NAND_LOCK_UNLOCK
  68. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  69. #define CONFIG_SYS_NAND_ONFI_DETECTION
  70. #define CONFIG_MTD_DEVICE
  71. #endif
  72. /* MMC */
  73. #if defined(CONFIG_MMC_SDHCI_ZYNQ)
  74. # define CONFIG_ZYNQ_SDHCI_MAX_FREQ 52000000
  75. #endif
  76. #ifdef CONFIG_USB_EHCI_ZYNQ
  77. # define CONFIG_EHCI_IS_TDI
  78. # define CONFIG_SYS_DFU_DATA_BUF_SIZE 0x600000
  79. # define DFU_DEFAULT_POLL_TIMEOUT 300
  80. # define CONFIG_USB_CABLE_CHECK
  81. # define CONFIG_CMD_THOR_DOWNLOAD
  82. # define CONFIG_THOR_RESET_OFF
  83. # define CONFIG_USB_FUNCTION_THOR
  84. # define DFU_ALT_INFO_RAM \
  85. "dfu_ram_info=" \
  86. "set dfu_alt_info " \
  87. "${kernel_image} ram 0x3000000 0x500000\\\\;" \
  88. "${devicetree_image} ram 0x2A00000 0x20000\\\\;" \
  89. "${ramdisk_image} ram 0x2000000 0x600000\0" \
  90. "dfu_ram=run dfu_ram_info && dfu 0 ram 0\0" \
  91. "thor_ram=run dfu_ram_info && thordown 0 ram 0\0"
  92. # if defined(CONFIG_MMC_SDHCI_ZYNQ)
  93. # define DFU_ALT_INFO_MMC \
  94. "dfu_mmc_info=" \
  95. "set dfu_alt_info " \
  96. "${kernel_image} fat 0 1\\\\;" \
  97. "${devicetree_image} fat 0 1\\\\;" \
  98. "${ramdisk_image} fat 0 1\0" \
  99. "dfu_mmc=run dfu_mmc_info && dfu 0 mmc 0\0" \
  100. "thor_mmc=run dfu_mmc_info && thordown 0 mmc 0\0"
  101. # define DFU_ALT_INFO \
  102. DFU_ALT_INFO_RAM \
  103. DFU_ALT_INFO_MMC
  104. # else
  105. # define DFU_ALT_INFO \
  106. DFU_ALT_INFO_RAM
  107. # endif
  108. #endif
  109. #if !defined(DFU_ALT_INFO)
  110. # define DFU_ALT_INFO
  111. #endif
  112. #if defined(CONFIG_MMC_SDHCI_ZYNQ) || defined(CONFIG_ZYNQ_USB)
  113. # define CONFIG_SUPPORT_VFAT
  114. # define CONFIG_FAT_WRITE
  115. #endif
  116. #if defined(CONFIG_ZYNQ_I2C0) || defined(CONFIG_ZYNQ_I2C1)
  117. #define CONFIG_SYS_I2C_ZYNQ
  118. #endif
  119. /* I2C */
  120. #if defined(CONFIG_SYS_I2C_ZYNQ)
  121. # define CONFIG_SYS_I2C
  122. # define CONFIG_SYS_I2C_ZYNQ_SPEED 100000
  123. # define CONFIG_SYS_I2C_ZYNQ_SLAVE 0
  124. #endif
  125. /* EEPROM */
  126. #ifdef CONFIG_ZYNQ_EEPROM
  127. # define CONFIG_CMD_EEPROM
  128. # define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
  129. # define CONFIG_SYS_I2C_EEPROM_ADDR 0x54
  130. # define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4
  131. # define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5
  132. # define CONFIG_SYS_EEPROM_SIZE 1024 /* Bytes */
  133. #endif
  134. /* Total Size of Environment Sector */
  135. #define CONFIG_ENV_SIZE (128 << 10)
  136. /* Allow to overwrite serial and ethaddr */
  137. #define CONFIG_ENV_OVERWRITE
  138. /* Environment */
  139. #ifndef CONFIG_ENV_IS_NOWHERE
  140. # ifdef CONFIG_MTD_NOR_FLASH
  141. /* Environment in NOR flash */
  142. # define CONFIG_ENV_IS_IN_FLASH
  143. # elif defined(CONFIG_ZYNQ_QSPI)
  144. /* Environment in Serial Flash */
  145. # define CONFIG_ENV_IS_IN_SPI_FLASH
  146. # elif !defined(CONFIG_MTD_NOR_FLASH)
  147. # define CONFIG_ENV_IS_NOWHERE
  148. # endif
  149. # define CONFIG_ENV_SECT_SIZE CONFIG_ENV_SIZE
  150. # define CONFIG_ENV_OFFSET 0xE0000
  151. #endif
  152. /* enable preboot to be loaded before CONFIG_BOOTDELAY */
  153. #define CONFIG_PREBOOT
  154. /* Default environment */
  155. #ifndef CONFIG_EXTRA_ENV_SETTINGS
  156. #define CONFIG_EXTRA_ENV_SETTINGS \
  157. "fit_image=fit.itb\0" \
  158. "load_addr=0x2000000\0" \
  159. "fit_size=0x800000\0" \
  160. "flash_off=0x100000\0" \
  161. "nor_flash_off=0xE2100000\0" \
  162. "fdt_high=0x20000000\0" \
  163. "initrd_high=0x20000000\0" \
  164. "loadbootenv_addr=0x2000000\0" \
  165. "bootenv=uEnv.txt\0" \
  166. "bootenv_dev=mmc\0" \
  167. "loadbootenv=load ${bootenv_dev} 0 ${loadbootenv_addr} ${bootenv}\0" \
  168. "importbootenv=echo Importing environment from ${bootenv_dev} ...; " \
  169. "env import -t ${loadbootenv_addr} $filesize\0" \
  170. "bootenv_existence_test=test -e ${bootenv_dev} 0 /${bootenv}\0" \
  171. "setbootenv=if env run bootenv_existence_test; then " \
  172. "if env run loadbootenv; then " \
  173. "env run importbootenv; " \
  174. "fi; " \
  175. "fi; \0" \
  176. "sd_loadbootenv=set bootenv_dev mmc && " \
  177. "run setbootenv \0" \
  178. "usb_loadbootenv=set bootenv_dev usb && usb start && run setbootenv \0" \
  179. "preboot=if test $modeboot = sdboot; then " \
  180. "run sd_loadbootenv; " \
  181. "echo Checking if uenvcmd is set ...; " \
  182. "if test -n $uenvcmd; then " \
  183. "echo Running uenvcmd ...; " \
  184. "run uenvcmd; " \
  185. "fi; " \
  186. "fi; \0" \
  187. "norboot=echo Copying FIT from NOR flash to RAM... && " \
  188. "cp.b ${nor_flash_off} ${load_addr} ${fit_size} && " \
  189. "bootm ${load_addr}\0" \
  190. "sdboot=echo Copying FIT from SD to RAM... && " \
  191. "load mmc 0 ${load_addr} ${fit_image} && " \
  192. "bootm ${load_addr}\0" \
  193. "jtagboot=echo TFTPing FIT to RAM... && " \
  194. "tftpboot ${load_addr} ${fit_image} && " \
  195. "bootm ${load_addr}\0" \
  196. "usbboot=if usb start; then " \
  197. "echo Copying FIT from USB to RAM... && " \
  198. "load usb 0 ${load_addr} ${fit_image} && " \
  199. "bootm ${load_addr}; fi\0" \
  200. DFU_ALT_INFO
  201. #endif
  202. #define CONFIG_BOOTCOMMAND "run $modeboot"
  203. #define CONFIG_SYS_LOAD_ADDR 0 /* default? */
  204. /* Miscellaneous configurable options */
  205. #define CONFIG_CMDLINE_EDITING
  206. #define CONFIG_AUTO_COMPLETE
  207. #define CONFIG_SYS_LONGHELP
  208. #define CONFIG_CLOCKS
  209. #define CONFIG_SYS_MAXARGS 32 /* max number of command args */
  210. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  211. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  212. sizeof(CONFIG_SYS_PROMPT) + 16)
  213. #ifndef CONFIG_NR_DRAM_BANKS
  214. # define CONFIG_NR_DRAM_BANKS 1
  215. #endif
  216. #define CONFIG_SYS_MEMTEST_START 0
  217. #define CONFIG_SYS_MEMTEST_END 0x1000
  218. #define CONFIG_SYS_MALLOC_LEN 0x1400000
  219. #define CONFIG_SYS_INIT_RAM_ADDR 0xFFFF0000
  220. #define CONFIG_SYS_INIT_RAM_SIZE 0x1000
  221. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  222. CONFIG_SYS_INIT_RAM_SIZE - \
  223. GENERATED_GBL_DATA_SIZE)
  224. /* Enable the PL to be downloaded */
  225. #define CONFIG_FPGA
  226. #define CONFIG_FPGA_XILINX
  227. #define CONFIG_FPGA_ZYNQPL
  228. #define CONFIG_CMD_FPGA_LOADMK
  229. #define CONFIG_CMD_FPGA_LOADP
  230. #define CONFIG_CMD_FPGA_LOADBP
  231. #define CONFIG_CMD_FPGA_LOADFS
  232. /* FIT support */
  233. #define CONFIG_IMAGE_FORMAT_LEGACY /* enable also legacy image format */
  234. /* FDT support */
  235. #define CONFIG_DISPLAY_BOARDINFO_LATE
  236. /* Extend size of kernel image for uncompression */
  237. #define CONFIG_SYS_BOOTM_LEN (60 * 1024 * 1024)
  238. /* Boot FreeBSD/vxWorks from an ELF image */
  239. #define CONFIG_SYS_MMC_MAX_DEVICE 1
  240. #define CONFIG_SYS_LDSCRIPT "arch/arm/mach-zynq/u-boot.lds"
  241. /* Commands */
  242. /* SPL part */
  243. #define CONFIG_CMD_SPL
  244. #define CONFIG_SPL_FRAMEWORK
  245. #define CONFIG_SPL_BOARD_INIT
  246. #define CONFIG_SPL_LDSCRIPT "arch/arm/mach-zynq/u-boot-spl.lds"
  247. /* MMC support */
  248. #ifdef CONFIG_MMC_SDHCI_ZYNQ
  249. #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
  250. #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
  251. #endif
  252. /* Disable dcache for SPL just for sure */
  253. #ifdef CONFIG_SPL_BUILD
  254. #define CONFIG_SYS_DCACHE_OFF
  255. #undef CONFIG_FPGA
  256. #endif
  257. /* Address in RAM where the parameters must be copied by SPL. */
  258. #define CONFIG_SYS_SPL_ARGS_ADDR 0x10000000
  259. #define CONFIG_SPL_FS_LOAD_ARGS_NAME "system.dtb"
  260. #define CONFIG_SPL_FS_LOAD_KERNEL_NAME "uImage"
  261. /* Not using MMC raw mode - just for compilation purpose */
  262. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0
  263. #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0
  264. #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0
  265. /* qspi mode is working fine */
  266. #ifdef CONFIG_ZYNQ_QSPI
  267. #define CONFIG_SPL_SPI_LOAD
  268. #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x100000
  269. #define CONFIG_SYS_SPI_ARGS_OFFS 0x200000
  270. #define CONFIG_SYS_SPI_ARGS_SIZE 0x80000
  271. #define CONFIG_SYS_SPI_KERNEL_OFFS (CONFIG_SYS_SPI_ARGS_OFFS + \
  272. CONFIG_SYS_SPI_ARGS_SIZE)
  273. #endif
  274. /* for booting directly linux */
  275. /* SP location before relocation, must use scratch RAM */
  276. #define CONFIG_SPL_TEXT_BASE 0x0
  277. /* 3 * 64kB blocks of OCM - one is on the top because of bootrom */
  278. #define CONFIG_SPL_MAX_SIZE 0x30000
  279. /* The highest 64k OCM address */
  280. #define OCM_HIGH_ADDR 0xffff0000
  281. /* On the top of OCM space */
  282. #define CONFIG_SYS_SPL_MALLOC_START OCM_HIGH_ADDR
  283. #define CONFIG_SYS_SPL_MALLOC_SIZE 0x2000
  284. /*
  285. * SPL stack position - and stack goes down
  286. * 0xfffffe00 is used for putting wfi loop.
  287. * Set it up as limit for now.
  288. */
  289. #define CONFIG_SPL_STACK 0xfffffe00
  290. /* BSS setup */
  291. #define CONFIG_SPL_BSS_START_ADDR 0x100000
  292. #define CONFIG_SPL_BSS_MAX_SIZE 0x100000
  293. #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
  294. #endif /* __CONFIG_ZYNQ_COMMON_H */