actions,s900-reset.h 1.7 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. // SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
  2. //
  3. // Device Tree binding constants for Actions Semi S900 Reset Management Unit
  4. //
  5. // Copyright (c) 2018 Linaro Ltd.
  6. #ifndef __DT_BINDINGS_ACTIONS_S900_RESET_H
  7. #define __DT_BINDINGS_ACTIONS_S900_RESET_H
  8. #define RESET_CHIPID 0
  9. #define RESET_CPU_SCNT 1
  10. #define RESET_SRAMI 2
  11. #define RESET_DDR_CTL_PHY 3
  12. #define RESET_DMAC 4
  13. #define RESET_GPIO 5
  14. #define RESET_BISP_AXI 6
  15. #define RESET_CSI0 7
  16. #define RESET_CSI1 8
  17. #define RESET_DE 9
  18. #define RESET_DSI 10
  19. #define RESET_GPU3D_PA 11
  20. #define RESET_GPU3D_PB 12
  21. #define RESET_HDE 13
  22. #define RESET_I2C0 14
  23. #define RESET_I2C1 15
  24. #define RESET_I2C2 16
  25. #define RESET_I2C3 17
  26. #define RESET_I2C4 18
  27. #define RESET_I2C5 19
  28. #define RESET_IMX 20
  29. #define RESET_NANDC0 21
  30. #define RESET_NANDC1 22
  31. #define RESET_SD0 23
  32. #define RESET_SD1 24
  33. #define RESET_SD2 25
  34. #define RESET_SD3 26
  35. #define RESET_SPI0 27
  36. #define RESET_SPI1 28
  37. #define RESET_SPI2 29
  38. #define RESET_SPI3 30
  39. #define RESET_UART0 31
  40. #define RESET_UART1 32
  41. #define RESET_UART2 33
  42. #define RESET_UART3 34
  43. #define RESET_UART4 35
  44. #define RESET_UART5 36
  45. #define RESET_UART6 37
  46. #define RESET_HDMI 38
  47. #define RESET_LVDS 39
  48. #define RESET_EDP 40
  49. #define RESET_USB2HUB 41
  50. #define RESET_USB2HSIC 42
  51. #define RESET_USB3 43
  52. #define RESET_PCM1 44
  53. #define RESET_AUDIO 45
  54. #define RESET_PCM0 46
  55. #define RESET_SE 47
  56. #define RESET_GIC 48
  57. #define RESET_DDR_CTL_PHY_AXI 49
  58. #define RESET_CMU_DDR 50
  59. #define RESET_DMM 51
  60. #define RESET_HDCP2TX 52
  61. #define RESET_ETHERNET 53
  62. #endif /* __DT_BINDINGS_ACTIONS_S900_RESET_H */