clk_owl.h 1.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Actions Semi SoCs Clock Definitions
  4. *
  5. * Copyright (C) 2015 Actions Semi Co., Ltd.
  6. * Copyright (C) 2018 Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
  7. *
  8. */
  9. #ifndef _OWL_CLK_H_
  10. #define _OWL_CLK_H_
  11. #include <clk-uclass.h>
  12. enum owl_soc {
  13. S700,
  14. S900,
  15. };
  16. struct owl_clk_priv {
  17. phys_addr_t base;
  18. };
  19. /* BUSCLK register definitions */
  20. #define CMU_PDBGDIV_8 7
  21. #define CMU_PDBGDIV_SHIFT 26
  22. #define CMU_PDBGDIV_DIV (CMU_PDBGDIV_8 << CMU_PDBGDIV_SHIFT)
  23. #define CMU_PERDIV_8 7
  24. #define CMU_PERDIV_SHIFT 20
  25. #define CMU_PERDIV_DIV (CMU_PERDIV_8 << CMU_PERDIV_SHIFT)
  26. #define CMU_NOCDIV_2 1
  27. #define CMU_NOCDIV_SHIFT 19
  28. #define CMU_NOCDIV_DIV (CMU_NOCDIV_2 << CMU_NOCDIV_SHIFT)
  29. #define CMU_DMMCLK_SRC_APLL 2
  30. #define CMU_DMMCLK_SRC_SHIFT 10
  31. #define CMU_DMMCLK_SRC (CMU_DMMCLK_SRC_APLL << CMU_DMMCLK_SRC_SHIFT)
  32. #define CMU_APBCLK_DIV BIT(8)
  33. #define CMU_NOCCLK_SRC BIT(7)
  34. #define CMU_AHBCLK_DIV BIT(4)
  35. #define CMU_CORECLK_MASK 3
  36. #define CMU_CORECLK_CPLL BIT(1)
  37. #define CMU_CORECLK_HOSC BIT(0)
  38. /* COREPLL register definitions */
  39. #define CMU_COREPLL_EN BIT(9)
  40. #define CMU_COREPLL_HOSC_EN BIT(8)
  41. #define CMU_COREPLL_OUT (1104 / 24)
  42. /* DEVPLL register definitions */
  43. #define CMU_DEVPLL_CLK BIT(12)
  44. #define CMU_DEVPLL_EN BIT(8)
  45. #define CMU_DEVPLL_OUT (660 / 6)
  46. /* UARTCLK register definitions */
  47. #define CMU_UARTCLK_SRC_DEVPLL BIT(16)
  48. #define PLL_STABILITY_WAIT_US 50
  49. #define CMU_DEVCLKEN1_UART5 BIT(21)
  50. #define CMU_DEVCLKEN1_UART3 BIT(11)
  51. #define CMU_DEVCLKEN1_ETH_S700 BIT(23)
  52. #endif