regs_s700.h 1.4 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Actions Semi S700 Register Definitions
  4. *
  5. */
  6. #ifndef _OWL_REGS_S700_H_
  7. #define _OWL_REGS_S700_H_
  8. #define CMU_COREPLL 0x0000
  9. #define CMU_DEVPLL 0x0004
  10. #define CMU_DDRPLL 0x0008
  11. #define CMU_NANDPLL 0x000C
  12. #define CMU_DISPLAYPLL 0x0010
  13. #define CMU_AUDIOPLL 0x0014
  14. #define CMU_TVOUTPLL 0x0018
  15. #define CMU_BUSCLK 0x001C
  16. #define CMU_SENSORCLK 0x0020
  17. #define CMU_LCDCLK 0x0024
  18. #define CMU_DSIPLLCLK 0x0028
  19. #define CMU_CSICLK 0x002C
  20. #define CMU_DECLK 0x0030
  21. #define CMU_SICLK 0x0034
  22. #define CMU_BUSCLK1 0x0038
  23. #define CMU_HDECLK 0x003C
  24. #define CMU_VDECLK 0x0040
  25. #define CMU_VCECLK 0x0044
  26. #define CMU_NANDCCLK 0x004C
  27. #define CMU_SD0CLK 0x0050
  28. #define CMU_SD1CLK 0x0054
  29. #define CMU_SD2CLK 0x0058
  30. #define CMU_UART0CLK 0x005C
  31. #define CMU_UART1CLK 0x0060
  32. #define CMU_UART2CLK 0x0064
  33. #define CMU_UART3CLK 0x0068
  34. #define CMU_UART4CLK 0x006C
  35. #define CMU_UART5CLK 0x0070
  36. #define CMU_UART6CLK 0x0074
  37. #define CMU_PWM0CLK 0x0078
  38. #define CMU_PWM1CLK 0x007C
  39. #define CMU_PWM2CLK 0x0080
  40. #define CMU_PWM3CLK 0x0084
  41. #define CMU_PWM4CLK 0x0088
  42. #define CMU_PWM5CLK 0x008C
  43. #define CMU_GPU3DCLK 0x0090
  44. #define CMU_CORECTL 0x009C
  45. #define CMU_DEVCLKEN0 0x00A0
  46. #define CMU_DEVCLKEN1 0x00A4
  47. #define CMU_DEVRST0 0x00A8
  48. #define CMU_DEVRST1 0x00AC
  49. #define CMU_USBPLL 0x00B0
  50. #define CMU_ETHERNETPLL 0x00B4
  51. #define CMU_CVBSPLL 0x00B8
  52. #define CMU_SSTSCLK 0x00C0
  53. #endif