123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333 |
- // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
- /*
- * Copyright (c) 2017 Andreas Färber
- */
- #include <dt-bindings/clock/actions,s900-cmu.h>
- #include <dt-bindings/gpio/gpio.h>
- #include <dt-bindings/interrupt-controller/arm-gic.h>
- #include <dt-bindings/reset/actions,s900-reset.h>
- / {
- compatible = "actions,s900";
- interrupt-parent = <&gic>;
- #address-cells = <2>;
- #size-cells = <2>;
- cpus {
- #address-cells = <2>;
- #size-cells = <0>;
- cpu0: cpu@0 {
- device_type = "cpu";
- compatible = "arm,cortex-a53";
- reg = <0x0 0x0>;
- enable-method = "psci";
- };
- cpu1: cpu@1 {
- device_type = "cpu";
- compatible = "arm,cortex-a53";
- reg = <0x0 0x1>;
- enable-method = "psci";
- };
- cpu2: cpu@2 {
- device_type = "cpu";
- compatible = "arm,cortex-a53";
- reg = <0x0 0x2>;
- enable-method = "psci";
- };
- cpu3: cpu@3 {
- device_type = "cpu";
- compatible = "arm,cortex-a53";
- reg = <0x0 0x3>;
- enable-method = "psci";
- };
- };
- reserved-memory {
- #address-cells = <2>;
- #size-cells = <2>;
- ranges;
- secmon@1f000000 {
- reg = <0x0 0x1f000000 0x0 0x1000000>;
- no-map;
- };
- };
- psci {
- compatible = "arm,psci-0.2";
- method = "smc";
- };
- arm-pmu {
- compatible = "arm,cortex-a53-pmu";
- interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
- };
- timer {
- compatible = "arm,armv8-timer";
- interrupts = <GIC_PPI 13
- (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
- <GIC_PPI 14
- (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
- <GIC_PPI 11
- (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
- <GIC_PPI 10
- (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
- };
- hosc: hosc {
- compatible = "fixed-clock";
- clock-frequency = <24000000>;
- #clock-cells = <0>;
- };
- losc: losc {
- compatible = "fixed-clock";
- clock-frequency = <32768>;
- #clock-cells = <0>;
- };
- diff24M: diff24M {
- compatible = "fixed-clock";
- clock-frequency = <24000000>;
- #clock-cells = <0>;
- };
- soc {
- compatible = "simple-bus";
- #address-cells = <2>;
- #size-cells = <2>;
- ranges;
- gic: interrupt-controller@e00f1000 {
- compatible = "arm,gic-400";
- reg = <0x0 0xe00f1000 0x0 0x1000>,
- <0x0 0xe00f2000 0x0 0x2000>,
- <0x0 0xe00f4000 0x0 0x2000>,
- <0x0 0xe00f6000 0x0 0x2000>;
- interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
- interrupt-controller;
- #interrupt-cells = <3>;
- };
- uart0: serial@e0120000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe0120000 0x0 0x2000>;
- clocks = <&cmu CLK_UART0>;
- interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- uart1: serial@e0122000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe0122000 0x0 0x2000>;
- clocks = <&cmu CLK_UART1>;
- interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- uart2: serial@e0124000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe0124000 0x0 0x2000>;
- clocks = <&cmu CLK_UART2>;
- interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- uart3: serial@e0126000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe0126000 0x0 0x2000>;
- clocks = <&cmu CLK_UART3>;
- interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- uart4: serial@e0128000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe0128000 0x0 0x2000>;
- clocks = <&cmu CLK_UART4>;
- interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- uart5: serial@e012a000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe012a000 0x0 0x2000>;
- clocks = <&cmu CLK_UART5>;
- interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- uart6: serial@e012c000 {
- compatible = "actions,s900-uart", "actions,owl-uart";
- reg = <0x0 0xe012c000 0x0 0x2000>;
- clocks = <&cmu CLK_UART6>;
- interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
- status = "disabled";
- };
- sps: power-controller@e012e000 {
- compatible = "actions,s900-sps";
- reg = <0x0 0xe012e000 0x0 0x2000>;
- #power-domain-cells = <1>;
- };
- cmu: clock-controller@e0160000 {
- compatible = "actions,s900-cmu";
- reg = <0x0 0xe0160000 0x0 0x1000>;
- clocks = <&hosc>, <&losc>;
- #clock-cells = <1>;
- #reset-cells = <1>;
- };
- i2c0: i2c@e0170000 {
- compatible = "actions,s900-i2c";
- reg = <0 0xe0170000 0 0x1000>;
- clocks = <&cmu CLK_I2C0>;
- interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- i2c1: i2c@e0172000 {
- compatible = "actions,s900-i2c";
- reg = <0 0xe0172000 0 0x1000>;
- clocks = <&cmu CLK_I2C1>;
- interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- i2c2: i2c@e0174000 {
- compatible = "actions,s900-i2c";
- reg = <0 0xe0174000 0 0x1000>;
- clocks = <&cmu CLK_I2C2>;
- interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- i2c3: i2c@e0176000 {
- compatible = "actions,s900-i2c";
- reg = <0 0xe0176000 0 0x1000>;
- clocks = <&cmu CLK_I2C3>;
- interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- i2c4: i2c@e0178000 {
- compatible = "actions,s900-i2c";
- reg = <0 0xe0178000 0 0x1000>;
- clocks = <&cmu CLK_I2C4>;
- interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- i2c5: i2c@e017a000 {
- compatible = "actions,s900-i2c";
- reg = <0 0xe017a000 0 0x1000>;
- clocks = <&cmu CLK_I2C5>;
- interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
- #address-cells = <1>;
- #size-cells = <0>;
- status = "disabled";
- };
- pinctrl: pinctrl@e01b0000 {
- compatible = "actions,s900-pinctrl";
- reg = <0x0 0xe01b0000 0x0 0x1000>;
- clocks = <&cmu CLK_GPIO>;
- gpio-controller;
- gpio-ranges = <&pinctrl 0 0 146>;
- #gpio-cells = <2>;
- interrupt-controller;
- #interrupt-cells = <2>;
- interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
- };
- timer: timer@e0228000 {
- compatible = "actions,s900-timer";
- reg = <0x0 0xe0228000 0x0 0x8000>;
- interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
- interrupt-names = "timer1";
- };
- dma: dma-controller@e0260000 {
- compatible = "actions,s900-dma";
- reg = <0x0 0xe0260000 0x0 0x1000>;
- interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
- <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
- #dma-cells = <1>;
- dma-channels = <12>;
- dma-requests = <46>;
- clocks = <&cmu CLK_DMAC>;
- };
- mmc0: mmc@e0330000 {
- compatible = "actions,owl-mmc";
- reg = <0x0 0xe0330000 0x0 0x4000>;
- interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&cmu CLK_SD0>;
- resets = <&cmu RESET_SD0>;
- dmas = <&dma 2>;
- dma-names = "mmc";
- status = "disabled";
- };
- mmc1: mmc@e0334000 {
- compatible = "actions,owl-mmc";
- reg = <0x0 0xe0334000 0x0 0x4000>;
- interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&cmu CLK_SD1>;
- resets = <&cmu RESET_SD1>;
- dmas = <&dma 3>;
- dma-names = "mmc";
- status = "disabled";
- };
- mmc2: mmc@e0338000 {
- compatible = "actions,owl-mmc";
- reg = <0x0 0xe0338000 0x0 0x4000>;
- interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&cmu CLK_SD2>;
- resets = <&cmu RESET_SD2>;
- dmas = <&dma 4>;
- dma-names = "mmc";
- status = "disabled";
- };
- mmc3: mmc@e033c000 {
- compatible = "actions,owl-mmc";
- reg = <0x0 0xe033c000 0x0 0x4000>;
- interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
- clocks = <&cmu CLK_SD3>;
- resets = <&cmu RESET_SD3>;
- dmas = <&dma 46>;
- dma-names = "mmc";
- status = "disabled";
- };
- };
- };
|