ti-edma3.h 3.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Enhanced Direct Memory Access (EDMA3) Controller
  4. *
  5. * (C) Copyright 2014
  6. * Texas Instruments Incorporated, <www.ti.com>
  7. */
  8. #ifndef _EDMA3_H_
  9. #define _EDMA3_H_
  10. #ifndef __ASSEMBLY__
  11. #include <linux/bitops.h>
  12. #endif
  13. #include <linux/stddef.h>
  14. #define EDMA3_PARSET_NULL_LINK 0xffff
  15. /*
  16. * All parameter RAM set options
  17. * opt field in edma3_param_set_config structure
  18. */
  19. #define EDMA3_SLOPT_PRIV_LEVEL BIT(31)
  20. #define EDMA3_SLOPT_PRIV_ID(id) ((0xf & (id)) << 24)
  21. #define EDMA3_SLOPT_INTERM_COMP_CHAIN_ENB BIT(23)
  22. #define EDMA3_SLOPT_TRANS_COMP_CHAIN_ENB BIT(22)
  23. #define EDMA3_SLOPT_INTERM_COMP_INT_ENB BIT(21)
  24. #define EDMA3_SLOPT_TRANS_COMP_INT_ENB BIT(20)
  25. #define EDMA3_SLOPT_COMP_CODE(code) ((0x3f & (code)) << 12)
  26. #define EDMA3_SLOPT_FIFO_WIDTH_8 0
  27. #define EDMA3_SLOPT_FIFO_WIDTH_16 (1 << 8)
  28. #define EDMA3_SLOPT_FIFO_WIDTH_32 (2 << 8)
  29. #define EDMA3_SLOPT_FIFO_WIDTH_64 (3 << 8)
  30. #define EDMA3_SLOPT_FIFO_WIDTH_128 (4 << 8)
  31. #define EDMA3_SLOPT_FIFO_WIDTH_256 (5 << 8)
  32. #define EDMA3_SLOPT_FIFO_WIDTH_SET(w) ((w & 0x7) << 8)
  33. #define EDMA3_SLOPT_STATIC BIT(3)
  34. #define EDMA3_SLOPT_AB_SYNC BIT(2)
  35. #define EDMA3_SLOPT_DST_ADDR_CONST_MODE BIT(1)
  36. #define EDMA3_SLOPT_SRC_ADDR_CONST_MODE BIT(0)
  37. enum edma3_address_mode {
  38. INCR = 0,
  39. FIFO = 1
  40. };
  41. enum edma3_fifo_width {
  42. W8BIT = 0,
  43. W16BIT = 1,
  44. W32BIT = 2,
  45. W64BIT = 3,
  46. W128BIT = 4,
  47. W256BIT = 5
  48. };
  49. enum edma3_sync_dimension {
  50. ASYNC = 0,
  51. ABSYNC = 1
  52. };
  53. /* PaRAM slots are laid out like this */
  54. struct edma3_slot_layout {
  55. u32 opt;
  56. u32 src;
  57. u32 a_b_cnt;
  58. u32 dst;
  59. u32 src_dst_bidx;
  60. u32 link_bcntrld;
  61. u32 src_dst_cidx;
  62. u32 ccnt;
  63. } __packed;
  64. /*
  65. * Use this to assign trigger word number of edma3_slot_layout struct.
  66. * trigger_word_name - is the exact name from edma3_slot_layout.
  67. */
  68. #define EDMA3_TWORD(trigger_word_name)\
  69. (offsetof(struct edma3_slot_layout, trigger_word_name) / 4)
  70. struct edma3_slot_config {
  71. u32 opt;
  72. u32 src;
  73. u32 dst;
  74. int bcnt;
  75. int acnt;
  76. int ccnt;
  77. int src_bidx;
  78. int dst_bidx;
  79. int src_cidx;
  80. int dst_cidx;
  81. int bcntrld;
  82. int link;
  83. };
  84. struct edma3_channel_config {
  85. int slot;
  86. int chnum;
  87. int complete_code; /* indicate pending complete interrupt */
  88. int trigger_slot_word; /* only used for qedma */
  89. };
  90. void qedma3_start(u32 base, struct edma3_channel_config *cfg);
  91. void qedma3_stop(u32 base, struct edma3_channel_config *cfg);
  92. void edma3_slot_configure(u32 base, int slot, struct edma3_slot_config *cfg);
  93. int edma3_check_for_transfer(u32 base, struct edma3_channel_config *cfg);
  94. void edma3_write_slot(u32 base, int slot, struct edma3_slot_layout *param);
  95. void edma3_read_slot(u32 base, int slot, struct edma3_slot_layout *param);
  96. void edma3_set_dest(u32 base, int slot, u32 dst, enum edma3_address_mode mode,
  97. enum edma3_fifo_width width);
  98. void edma3_set_dest_index(u32 base, unsigned slot, int bidx, int cidx);
  99. void edma3_set_dest_addr(u32 base, int slot, u32 dst);
  100. void edma3_set_src(u32 base, int slot, u32 src, enum edma3_address_mode mode,
  101. enum edma3_fifo_width width);
  102. void edma3_set_src_index(u32 base, unsigned slot, int bidx, int cidx);
  103. void edma3_set_src_addr(u32 base, int slot, u32 src);
  104. void edma3_set_transfer_params(u32 base, int slot, int acnt,
  105. int bcnt, int ccnt, u16 bcnt_rld,
  106. enum edma3_sync_dimension sync_mode);
  107. void edma3_transfer(unsigned long edma3_base_addr, unsigned int
  108. edma_slot_num, void *dst, void *src, size_t len);
  109. void edma3_fill(unsigned long edma3_base_addr, unsigned int edma_slot_num,
  110. void *dst, u8 val, size_t len);
  111. #endif