reginfo.c 9.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245
  1. /*
  2. * (C) Copyright 2000
  3. * Subodh Nijsure, SkyStream Networks, snijsure@skystream.com
  4. *
  5. * SPDX-License-Identifier: GPL-2.0+
  6. */
  7. #include <common.h>
  8. #include <command.h>
  9. #if defined(CONFIG_8xx)
  10. #include <mpc8xx.h>
  11. #elif defined (CONFIG_4xx)
  12. extern void ppc4xx_reginfo(void);
  13. #elif defined (CONFIG_5xx)
  14. #include <mpc5xx.h>
  15. #elif defined (CONFIG_MPC5200)
  16. #include <mpc5xxx.h>
  17. #elif defined (CONFIG_MPC86xx)
  18. extern void mpc86xx_reginfo(void);
  19. #elif defined(CONFIG_MPC85xx)
  20. extern void mpc85xx_reginfo(void);
  21. #endif
  22. static int do_reginfo(cmd_tbl_t *cmdtp, int flag, int argc,
  23. char * const argv[])
  24. {
  25. #if defined(CONFIG_8xx)
  26. volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
  27. volatile memctl8xx_t *memctl = &immap->im_memctl;
  28. volatile sysconf8xx_t *sysconf = &immap->im_siu_conf;
  29. volatile sit8xx_t *timers = &immap->im_sit;
  30. /* Hopefully more PowerPC knowledgable people will add code to display
  31. * other useful registers
  32. */
  33. printf ("\nSystem Configuration registers\n"
  34. "\tIMMR\t0x%08X\n", get_immr(0));
  35. printf("\tSIUMCR\t0x%08X", sysconf->sc_siumcr);
  36. printf("\tSYPCR\t0x%08X\n",sysconf->sc_sypcr);
  37. printf("\tSWT\t0x%08X", sysconf->sc_swt);
  38. printf("\tSWSR\t0x%04X\n", sysconf->sc_swsr);
  39. printf("\tSIPEND\t0x%08X\tSIMASK\t0x%08X\n",
  40. sysconf->sc_sipend, sysconf->sc_simask);
  41. printf("\tSIEL\t0x%08X\tSIVEC\t0x%08X\n",
  42. sysconf->sc_siel, sysconf->sc_sivec);
  43. printf("\tTESR\t0x%08X\tSDCR\t0x%08X\n",
  44. sysconf->sc_tesr, sysconf->sc_sdcr);
  45. printf ("Memory Controller Registers\n"
  46. "\tBR0\t0x%08X\tOR0\t0x%08X \n", memctl->memc_br0, memctl->memc_or0);
  47. printf("\tBR1\t0x%08X\tOR1\t0x%08X \n", memctl->memc_br1, memctl->memc_or1);
  48. printf("\tBR2\t0x%08X\tOR2\t0x%08X \n", memctl->memc_br2, memctl->memc_or2);
  49. printf("\tBR3\t0x%08X\tOR3\t0x%08X \n", memctl->memc_br3, memctl->memc_or3);
  50. printf("\tBR4\t0x%08X\tOR4\t0x%08X \n", memctl->memc_br4, memctl->memc_or4);
  51. printf("\tBR5\t0x%08X\tOR5\t0x%08X \n", memctl->memc_br5, memctl->memc_or5);
  52. printf("\tBR6\t0x%08X\tOR6\t0x%08X \n", memctl->memc_br6, memctl->memc_or6);
  53. printf("\tBR7\t0x%08X\tOR7\t0x%08X \n", memctl->memc_br7, memctl->memc_or7);
  54. printf ("\n"
  55. "\tmamr\t0x%08X\tmbmr\t0x%08X \n",
  56. memctl->memc_mamr, memctl->memc_mbmr );
  57. printf("\tmstat\t0x%08X\tmptpr\t0x%08X \n",
  58. memctl->memc_mstat, memctl->memc_mptpr );
  59. printf("\tmdr\t0x%08X \n", memctl->memc_mdr);
  60. printf ("\nSystem Integration Timers\n"
  61. "\tTBSCR\t0x%08X\tRTCSC\t0x%08X \n",
  62. timers->sit_tbscr, timers->sit_rtcsc);
  63. printf("\tPISCR\t0x%08X \n", timers->sit_piscr);
  64. /*
  65. * May be some CPM info here?
  66. */
  67. #elif defined (CONFIG_4xx)
  68. ppc4xx_reginfo();
  69. #elif defined(CONFIG_5xx)
  70. volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR;
  71. volatile memctl5xx_t *memctl = &immap->im_memctl;
  72. volatile sysconf5xx_t *sysconf = &immap->im_siu_conf;
  73. volatile sit5xx_t *timers = &immap->im_sit;
  74. volatile car5xx_t *car = &immap->im_clkrst;
  75. volatile uimb5xx_t *uimb = &immap->im_uimb;
  76. puts ("\nSystem Configuration registers\n");
  77. printf("\tIMMR\t0x%08X\tSIUMCR\t0x%08X \n", get_immr(0), sysconf->sc_siumcr);
  78. printf("\tSYPCR\t0x%08X\tSWSR\t0x%04X \n" ,sysconf->sc_sypcr, sysconf->sc_swsr);
  79. printf("\tSIPEND\t0x%08X\tSIMASK\t0x%08X \n", sysconf->sc_sipend, sysconf->sc_simask);
  80. printf("\tSIEL\t0x%08X\tSIVEC\t0x%08X \n", sysconf->sc_siel, sysconf->sc_sivec);
  81. printf("\tTESR\t0x%08X\n", sysconf->sc_tesr);
  82. puts ("\nMemory Controller Registers\n");
  83. printf("\tBR0\t0x%08X\tOR0\t0x%08X \n", memctl->memc_br0, memctl->memc_or0);
  84. printf("\tBR1\t0x%08X\tOR1\t0x%08X \n", memctl->memc_br1, memctl->memc_or1);
  85. printf("\tBR2\t0x%08X\tOR2\t0x%08X \n", memctl->memc_br2, memctl->memc_or2);
  86. printf("\tBR3\t0x%08X\tOR3\t0x%08X \n", memctl->memc_br3, memctl->memc_or3);
  87. printf("\tDMBR\t0x%08X\tDMOR\t0x%08X \n", memctl->memc_dmbr, memctl->memc_dmor );
  88. printf("\tMSTAT\t0x%08X\n", memctl->memc_mstat);
  89. puts ("\nSystem Integration Timers\n");
  90. printf("\tTBSCR\t0x%08X\tRTCSC\t0x%08X \n", timers->sit_tbscr, timers->sit_rtcsc);
  91. printf("\tPISCR\t0x%08X \n", timers->sit_piscr);
  92. puts ("\nClocks and Reset\n");
  93. printf("\tSCCR\t0x%08X\tPLPRCR\t0x%08X \n", car->car_sccr, car->car_plprcr);
  94. puts ("\nU-Bus to IMB3 Bus Interface\n");
  95. printf("\tUMCR\t0x%08X\tUIPEND\t0x%08X \n", uimb->uimb_umcr, uimb->uimb_uipend);
  96. puts ("\n\n");
  97. #elif defined(CONFIG_MPC5200)
  98. puts ("\nMPC5200 registers\n");
  99. printf ("MBAR=%08x\n", CONFIG_SYS_MBAR);
  100. puts ("Memory map registers\n");
  101. printf ("\tCS0: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  102. *(volatile ulong*)MPC5XXX_CS0_START,
  103. *(volatile ulong*)MPC5XXX_CS0_STOP,
  104. *(volatile ulong*)MPC5XXX_CS0_CFG,
  105. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00010000) ? 1 : 0);
  106. printf ("\tCS1: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  107. *(volatile ulong*)MPC5XXX_CS1_START,
  108. *(volatile ulong*)MPC5XXX_CS1_STOP,
  109. *(volatile ulong*)MPC5XXX_CS1_CFG,
  110. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00020000) ? 1 : 0);
  111. printf ("\tCS2: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  112. *(volatile ulong*)MPC5XXX_CS2_START,
  113. *(volatile ulong*)MPC5XXX_CS2_STOP,
  114. *(volatile ulong*)MPC5XXX_CS2_CFG,
  115. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00040000) ? 1 : 0);
  116. printf ("\tCS3: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  117. *(volatile ulong*)MPC5XXX_CS3_START,
  118. *(volatile ulong*)MPC5XXX_CS3_STOP,
  119. *(volatile ulong*)MPC5XXX_CS3_CFG,
  120. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00080000) ? 1 : 0);
  121. printf ("\tCS4: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  122. *(volatile ulong*)MPC5XXX_CS4_START,
  123. *(volatile ulong*)MPC5XXX_CS4_STOP,
  124. *(volatile ulong*)MPC5XXX_CS4_CFG,
  125. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00100000) ? 1 : 0);
  126. printf ("\tCS5: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  127. *(volatile ulong*)MPC5XXX_CS5_START,
  128. *(volatile ulong*)MPC5XXX_CS5_STOP,
  129. *(volatile ulong*)MPC5XXX_CS5_CFG,
  130. (*(volatile ulong*)MPC5XXX_ADDECR & 0x00200000) ? 1 : 0);
  131. printf ("\tCS6: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  132. *(volatile ulong*)MPC5XXX_CS6_START,
  133. *(volatile ulong*)MPC5XXX_CS6_STOP,
  134. *(volatile ulong*)MPC5XXX_CS6_CFG,
  135. (*(volatile ulong*)MPC5XXX_ADDECR & 0x04000000) ? 1 : 0);
  136. printf ("\tCS7: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  137. *(volatile ulong*)MPC5XXX_CS7_START,
  138. *(volatile ulong*)MPC5XXX_CS7_STOP,
  139. *(volatile ulong*)MPC5XXX_CS7_CFG,
  140. (*(volatile ulong*)MPC5XXX_ADDECR & 0x08000000) ? 1 : 0);
  141. printf ("\tBOOTCS: start %08lX\tstop %08lX\tconfig %08lX\ten %d\n",
  142. *(volatile ulong*)MPC5XXX_BOOTCS_START,
  143. *(volatile ulong*)MPC5XXX_BOOTCS_STOP,
  144. *(volatile ulong*)MPC5XXX_BOOTCS_CFG,
  145. (*(volatile ulong*)MPC5XXX_ADDECR & 0x02000000) ? 1 : 0);
  146. printf ("\tSDRAMCS0: %08lX\n",
  147. *(volatile ulong*)MPC5XXX_SDRAM_CS0CFG);
  148. printf ("\tSDRAMCS1: %08lX\n",
  149. *(volatile ulong*)MPC5XXX_SDRAM_CS1CFG);
  150. #elif defined(CONFIG_MPC86xx)
  151. mpc86xx_reginfo();
  152. #elif defined(CONFIG_MPC85xx)
  153. mpc85xx_reginfo();
  154. #elif defined(CONFIG_BLACKFIN)
  155. puts("\nSystem Configuration registers\n");
  156. #ifndef __ADSPBF60x__
  157. puts("\nPLL Registers\n");
  158. printf("\tPLL_DIV: 0x%04x PLL_CTL: 0x%04x\n",
  159. bfin_read_PLL_DIV(), bfin_read_PLL_CTL());
  160. printf("\tPLL_STAT: 0x%04x PLL_LOCKCNT: 0x%04x\n",
  161. bfin_read_PLL_STAT(), bfin_read_PLL_LOCKCNT());
  162. printf("\tVR_CTL: 0x%04x\n", bfin_read_VR_CTL());
  163. puts("\nEBIU AMC Registers\n");
  164. printf("\tEBIU_AMGCTL: 0x%04x\n", bfin_read_EBIU_AMGCTL());
  165. printf("\tEBIU_AMBCTL0: 0x%08x EBIU_AMBCTL1: 0x%08x\n",
  166. bfin_read_EBIU_AMBCTL0(), bfin_read_EBIU_AMBCTL1());
  167. # ifdef EBIU_MODE
  168. printf("\tEBIU_MBSCTL: 0x%08x EBIU_ARBSTAT: 0x%08x\n",
  169. bfin_read_EBIU_MBSCTL(), bfin_read_EBIU_ARBSTAT());
  170. printf("\tEBIU_MODE: 0x%08x EBIU_FCTL: 0x%08x\n",
  171. bfin_read_EBIU_MODE(), bfin_read_EBIU_FCTL());
  172. # endif
  173. # ifdef EBIU_RSTCTL
  174. puts("\nEBIU DDR Registers\n");
  175. printf("\tEBIU_DDRCTL0: 0x%08x EBIU_DDRCTL1: 0x%08x\n",
  176. bfin_read_EBIU_DDRCTL0(), bfin_read_EBIU_DDRCTL1());
  177. printf("\tEBIU_DDRCTL2: 0x%08x EBIU_DDRCTL3: 0x%08x\n",
  178. bfin_read_EBIU_DDRCTL2(), bfin_read_EBIU_DDRCTL3());
  179. printf("\tEBIU_DDRQUE: 0x%08x EBIU_RSTCTL 0x%04x\n",
  180. bfin_read_EBIU_DDRQUE(), bfin_read_EBIU_RSTCTL());
  181. printf("\tEBIU_ERRADD: 0x%08x EBIU_ERRMST: 0x%04x\n",
  182. bfin_read_EBIU_ERRADD(), bfin_read_EBIU_ERRMST());
  183. # else
  184. puts("\nEBIU SDC Registers\n");
  185. printf("\tEBIU_SDRRC: 0x%04x EBIU_SDBCTL: 0x%04x\n",
  186. bfin_read_EBIU_SDRRC(), bfin_read_EBIU_SDBCTL());
  187. printf("\tEBIU_SDSTAT: 0x%04x EBIU_SDGCTL: 0x%08x\n",
  188. bfin_read_EBIU_SDSTAT(), bfin_read_EBIU_SDGCTL());
  189. # endif
  190. #else
  191. puts("\nCGU Registers\n");
  192. printf("\tCGU_DIV: 0x%08x CGU_CTL: 0x%08x\n",
  193. bfin_read_CGU_DIV(), bfin_read_CGU_CTL());
  194. printf("\tCGU_STAT: 0x%08x CGU_LOCKCNT: 0x%08x\n",
  195. bfin_read_CGU_STAT(), bfin_read_CGU_CLKOUTSEL());
  196. puts("\nSMC DDR Registers\n");
  197. printf("\tDDR_CFG: 0x%08x DDR_TR0: 0x%08x\n",
  198. bfin_read_DMC0_CFG(), bfin_read_DMC0_TR0());
  199. printf("\tDDR_TR1: 0x%08x DDR_TR2: 0x%08x\n",
  200. bfin_read_DMC0_TR1(), bfin_read_DMC0_TR2());
  201. printf("\tDDR_MR: 0x%08x DDR_EMR1: 0x%08x\n",
  202. bfin_read_DMC0_MR(), bfin_read_DMC0_EMR1());
  203. printf("\tDDR_CTL: 0x%08x DDR_STAT: 0x%08x\n",
  204. bfin_read_DMC0_CTL(), bfin_read_DMC0_STAT());
  205. printf("\tDDR_DLLCTL:0x%08x\n", bfin_read_DMC0_DLLCTL());
  206. #endif
  207. #endif /* CONFIG_BLACKFIN */
  208. return 0;
  209. }
  210. /**************************************************/
  211. #if defined(CONFIG_CMD_REGINFO)
  212. U_BOOT_CMD(
  213. reginfo, 2, 1, do_reginfo,
  214. "print register information",
  215. ""
  216. );
  217. #endif